ADUC824 Analog Devices, ADUC824 Datasheet - Page 26

• Manufacturer Part Number: ADUC824
• Description: Precision Analog Microcontroller: 1MIPS 8052 MCU + 8kB Flash + 16/24-Bit ADC + 12-Bit DAC
• Manufacturer: Analog Devices

Specifications of ADUC824

• Mcu Core: 8052
• Mcu Speed (mips): 1
• Sram (bytes): 256Bytes
• Gpio Pins: 34
• Adc # Channels: 4

ADuC824
ADCMODE (ADC Mode Register)
Used to control the operational mode of both ADCs.
SFR Address
Power-On Default Value
Bit Addressable
Bit
7
6
5
4
3
2
1
0
NOTES
1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2–0 bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
2. If ADC0CON is written when AD0EN = 1, or if AD0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the Primary ADC is
3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the Auxiliary ADC is reset. For example, if the Primary ADC is continuously
4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion,
5. Any calibration request of the Auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the
6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.
given priority over the Auxiliary ADC and any change requested on the primary ADC is immediately responded to.
converting when the Auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the Auxiliary ADC to operate with a phase
difference from the primary ADC, the Auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the
Auxiliary ADC will be delayed up to three outputs while the Auxiliary ADC update rate is synchronized to the Primary ADC.
the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2–0 bits are reset to 000 to indicate the ADC is back in
power-down mode.
calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
—
Name
—
—
ADC0EN
ADC1EN
—
MD2
MD1
MD0
—
A
Primary ADC Enable
Auxiliary ADC Enable
Primary and Auxiliary ADC Mode bits.
These bits select the operational mode of the enabled ADC as follows:
D1H
00H
No
Description
Reserved for Future Use
Reserved for Future Use
Set by the user to enable the Primary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Primary ADC in power-down mode.
Set by the user to enable the Auxiliary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Auxiliary ADC in power-down mode.
Reserved for Future Use
MD2
0
0
0
0
1
1
1
1
D
C
0
E
Table IV. ADCMODE SFR Bit Designations
N
MD1
0
0
1
1
0
0
1
1
A
D
MD0
0
1
0
1
0
1
0
1
C
1
E
N
Power-Down Mode (Power-On Default)
Idle Mode
In Idle Mode the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
Single Conversion Mode
In Single Conversion Mode, a single conversion is performed on the
enabled ADC. On completion of the conversion, the ADC data regis-
ters (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags
in the ADCSTAT SFR are written, and power-down is re-entered with
the MD2–MD0 accordingly being written to 000.
Continuous Conversion
In continuous conversion mode the ADC data registers are regularly
updated at the selected update rate (see SF register)
Internal Zero-Scale Calibration
Internal short is automatically connected to the enabled ADC(s)
Internal Full-Scale Calibration
Internal or External V
in ADC0/1CON) is automatically connected to the ADC input for
this calibration.
System Zero-Scale Calibration
User should connect system zero-scale input to the ADC input pins
as selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
System Full-Scale Calibration
User should connect system full-scale input to the ADC input pins as
selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
—
REF
M
(as determined by XREF0 and XREF1 bits
D
2
M
D
1
M
D
0