ADAV4622 Analog Devices, ADAV4622 Datasheet - Page 2

no-image

ADAV4622

Manufacturer Part Number
ADAV4622
Description
Audio Processor for Advanced TV with Sound IF Demodulator and Stereo Decoder
Manufacturer
Analog Devices
Datasheet

Specifications of ADAV4622

Instructions/cycles
2560
Dac Dnr (db)
94dB
Dac Thd+n
86dB
Product Description
Audio Processor for Advanced TV with Sound IF Demodulator and Stereo Decoder

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADAV4622
Manufacturer:
ADI
Quantity:
1 850
Part Number:
ADAV4622BSTZ
Manufacturer:
RENESAS
Quantity:
112
Part Number:
ADAV4622BSTZ
Manufacturer:
ADI
Quantity:
885
Part Number:
ADAV4622BSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADAV4622
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Product Overview ............................................................................. 1
Revision History ............................................................................... 2
Functional Block Diagram .............................................................. 3
Specifications ..................................................................................... 4
Absolute Maximum Ratings .......................................................... 12
Pin Configuration and Function Descriptions ........................... 13
Typical Performance Characteristics ........................................... 16
Terminology .................................................................................... 18
Pin Functions .................................................................................. 19
REVISION HISTORY
7/09—Rev. A to Rev. B
Added Advantiv Logo ...................................................................... 1
Change to PWM Outputs Section ................................................ 24
Performance Parameters ............................................................. 4
Timing Specifications .................................................................. 9
Timing Diagrams ........................................................................ 10
Thermal Resistance .................................................................... 12
Thermal Conditions ................................................................... 12
ESD Caution ................................................................................ 12
SDIN0, SDIN1, SDIN2, and SDIN3/SPDIF_IN0 ................... 19
LRCLK0, BCLK0, LRCLK1, BCLK1, LRCLK2, and BCLK2 19
SDO0/AD0 .................................................................................. 19
SPDIF_OUT (SDO1) ................................................................. 19
MCLKI/XIN ................................................................................ 19
XOUT ........................................................................................... 19
MCLK_OUT ............................................................................... 19
SDA ............................................................................................... 19
SCL ............................................................................................... 20
MUTE .......................................................................................... 20
RESET .......................................................................................... 20
AUXIN1L, AUXIN2L, AUXIN1R, and AUXIN2R ................ 20
AUXOUT1L, AUXOUT2L, AUXOUT3L, AUXOUT4L,
AUXOUT1R, AUXOUT2R, AUXOUT3R, and AUXOUT4R
HPOUT1L, HPOUT2L, HPOUT1R, and HPOUT2R .......... 20
PLL_LF ......................................................................................... 20
....................................................................................................... 20
Rev. B | Page 2 of 28
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Functional Descriptions ................................................................ 21
Outline Dimensions ....................................................................... 28
Change to Hardware Mute Control, Graphical Programming
Environment, and Application Layer Sections ........................... 25
Changes to Ordering Guide .......................................................... 28
11/08—Revision A: Initial Version
VREF ............................................................................................ 20
FILTA and FILTD ....................................................................... 20
PWM1A, PWM1B, PWM2A, PWM2B, PWM3A, PWM3B,
PWM4A, and PWM4B .............................................................. 20
PWM_READY ........................................................................... 20
AVDD .......................................................................................... 20
DVDD .......................................................................................... 20
ODVDD ....................................................................................... 20
DGND .......................................................................................... 20
AGND .......................................................................................... 20
ODGND ...................................................................................... 20
SIF_REFP, SIF_REFCM, and SIF_REFN ................................ 20
SIF_IN1 and SIF_IN2 ................................................................ 20
SIF_PGA_REF ............................................................................ 20
ISET .............................................................................................. 20
SIF Processor ............................................................................... 21
Master Clock Oscillator ............................................................. 21
I
ADC Inputs ................................................................................. 22
I
DAC Voltage Outputs ................................................................ 23
PWM Outputs ............................................................................ 24
Headphone Outputs ................................................................... 24
I
S/PDIF Input/Output ................................................................. 25
Hardware Mute Control ............................................................ 25
Audio Processor ......................................................................... 25
Graphical Programming Environment ................................... 25
Application Layer ....................................................................... 25
Loading a Custom Audio Processing Flow ............................. 26
Ordering Guide .......................................................................... 28
2
2
2
C Interface ................................................................................ 22
S Digital Audio Inputs ............................................................ 22
S Digital Audio Outputs ......................................................... 24
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Related parts for ADAV4622