LPC2194 NXP Semiconductors, LPC2194 Datasheet - Page 14

• Manufacturer Part Number: LPC2194
• Description: The LPC2194 is based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation andembedded trace support, together with 256 kB of embedded high-speed flash memory
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC2194
Product data sheet
6.10.1 Features
6.8.1 Features
6.8.2 ADC features available in LPC2194/01 only
6.9.1 Features
6.10 UARTs
6.8 10-bit ADC
6.9 CAN controllers and acceptance filter
The LPC2194 each contain a single 10-bit successive approximation ADC with four
multiplexed channels.
The LPC2194 contains four CAN controllers. The CAN is a serial communications
protocol which efficiently supports distributed real-time control with a very high level of
security. Its domain of application ranges from high-speed networks to low-cost multiplex
wiring.
The LPC2194 each contain two UARTs. In addition to standard transmit and receive data
lines, the UART1 also provides a full modem control handshake interface.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Ports are accessible via either the legacy group of registers (GPIOs) or the group of
registers providing accelerated port access (Fast GPIOs).
Measurement range of 0 V to 3 V.
Capable of performing more than 400000 10-bit samples per second.
Burst conversion mode for single or multiple inputs.
Optional conversion on transition on input pin or Timer Match signal.
Every analog input has a dedicated result register to reduce interrupt overhead.
Every analog input can generate an interrupt once the conversion is completed.
The ADC pads are 5 V tolerant when configured for digital I/O function(s).
Data rates up to 1 Mbit/s on each bus.
32-bit register and RAM access.
Compatible with CAN specification 2.0B, ISO 11898-1.
Global Acceptance Filter recognizes 11-bit and 29-bit Rx identifiers for all CAN buses.
Acceptance Filter can provide FullCAN-style automatic reception for selected
Standard identifiers.
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 14 June 2011
Single-chip 16/32-bit microcontroller
LPC2194
© NXP B.V. 2011. All rights reserved.
14 of 41