ST72324LK2 STMicroelectronics, ST72324LK2 Datasheet - Page 116

• Manufacturer Part Number: ST72324LK2
• Description: 3V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
• Manufacturer: STMicroelectronics

Specifications of ST72324LK2

• Hdflash Endurance: 100 cycles, data retention
• Clock Sources: crystal/ceramic resonator oscillators, internal RC oscillator, and bypass for external clock
• Four Power Saving Modes: Halt, Active-Halt, Wait and Slow
• Main Clock Controller With: Real time base, Beep and Clock-out capabilities
• 16-bit Timer A With: 1 input capture, 1 output compare, external clock input, PWM and pulse generator modes
• 16-bit Timer B With: 2 input captures, 2 output compares, PWM and pulse generator modes

ST72324Lxx
12.5 CLOCK AND TIMING CHARACTERISTICS
Subject to general operating conditions for V
12.5.1 General Timings
12.5.2 External Clock Source
Figure 62. Typical Application with an External Clock Source
Notes:
1. Data based on typical application software.
2. Time measured between interrupt event and interrupt vector fetch. ∆t
the current instruction execution.
3. Data based on design simulation and/or technology characteristics, not tested in production.
116/154
1
t
t
Symbol
Symbol
w(OSC1H)
V
w(OSC1L)
V
t
t
t
r(OSC1)
f(OSC1)
c(INST)
OSC1H
t
OSC1L
v(IT)
I
L
V
V
Instruction cycle time
Interrupt reaction time
t
OSC1 input pin high level voltage
OSC1 input pin low level voltage
OSC1 high or low time
OSC1 rise or fall time
OSC1 Input leakage current
OSC1H
OSC1L
v(IT)
EXTERNAL
CLOCK SOURCE
= ∆t
c(INST)
Parameter
Parameter
+ 10
t
r(OSC1)
3)
2)
3)
t
f(OSC1)
OSC2
OSC1
90%
f
f
see
V
DD
CPU
CPU
SS
10%
, f
≤V
Figure 62
=8MHz
=8MHz
CPU
IN
Conditions
Conditions
≤V
, and T
DD
t
Not connected internally
w(OSC1H)
A
.
c(INST)
I
is the number of t
L
t
0.9xV
w(OSC1L)
1.25
Min
250
10
2
Min
V
5
SS
f
DD
OSC
Typ
ST72XXX
375
3
Typ
CPU
1)
cycles needed to finish
0.1xV
1500
Max
2.75
Max
12
22
V
±1
15
DD
DD
Unit
Unit
t
t
CPU
CPU
ns
µs
µA
ns
V