STPCD01 STMicroelectronics, STPCD01 Datasheet - Page 31

no-image

STPCD01

Manufacturer Part Number
STPCD01
Description
STPC CLIENT DATASHEET - PC COMPATIBLE EMBEDED MICROPROCESSOR
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STPCD0166BCT3
Manufacturer:
ST
0
Part Number:
STPCD0166BTA3
Manufacturer:
ST
Quantity:
119
Part Number:
STPCD0166BTA3
Manufacturer:
ST
0
Part Number:
STPCD0166BTC3
Manufacturer:
ST
Quantity:
538
Part Number:
STPCD0166BTC3
Manufacturer:
ST
Quantity:
743
Part Number:
STPCD0166BTC3
Manufacturer:
STPC
Quantity:
1 000
Part Number:
STPCD0166BTC3
Manufacturer:
ST
Quantity:
1 000
Part Number:
STPCD0166BTC3
Manufacturer:
ST
0
Part Number:
STPCD0166BTC3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STPCD0166BTI3
Manufacturer:
ST
Quantity:
538
Part Number:
STPCD0166BTI3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STPCD0175BTC3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STPCD0175BTI3
Manufacturer:
MPS
Quantity:
2 256
Note that the SIMM speed and type information
read here is meant only for the software and is not
used by the hardware. The software must pro-
gram the Host and graphics dram controller con-
figuration registers appropriately based on these
bits.
This register defaults to the values sampled on
MD[15:8] pins after reset.
3.1.3 Strap register 2 Index 4Ch (Strap2)
Bits 4-0; This register reflect the status of pins
MD[20:16] respectively.They are use by the chip
as follows:
Bit 4-2; Reserved.
Bit Sampled
Bits 6-5
Bits 3-2
Bit 7
Bit 4
Bit 1
Bit 0
SIMM 2 DRAM type
SIMM 3 dram type
SIMM 2 speed
SIMM 3 speed
Description
Reserved
Reserved
Issue 2.2 - October 13, 2000
Bit 1; This bit reflects the value sampled on
MD[17] pin and controls the PCI clock output as
follows:
Bit 0; Reserved.
This register defaults to the values sampled on
MD[20:16] pins after reset.
3.1.4 HCLK PLL Strap register Index 5Fh
(HCLK_Strap)
Bits 5-0 of this register reflect the status of the
MD[26:21] & are used as follows:
Bit 5-3 These pins reflect the value sampled on
MD[26:24] pins respectively and control the Host
clock frequency synthesizer
Bit 2- 0 Reserved
This register defaults to the values sampled on
above pins after reset.
These pin must not be pulled low for normal sys-
tem operation.
0: PCI clock output = HCLK / 2
1: PCI clock output = HCLK / 3.
STRAP OPTION
31 / 61

Related parts for STPCD01