STPCD01 STMicroelectronics, STPCD01 Datasheet - Page 44

• Manufacturer Part Number: STPCD01
• Description: STPC CLIENT DATASHEET - PC COMPATIBLE EMBEDED MICROPROCESSOR
• Manufacturer: STMicroelectronics

ELECTRICAL SPECIFICATIONS
Table 4-8. ISA Bus AC Timing
44/61
Note; The signal numbering refers to Table 4-10
Note 4; These timings are extracted from simulations and are not garanteed by testing
Name
29a
29b
29c
24
25
25
25
26
26
26
28
28
33
34
37
38
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
Parameter
IOR#, IOW# asserted before SA[19:0]
MEMR#, MEMW# asserted before next ALE# asserted
25b
25d
SMEMR#, SMEMW# asserted before next ALE# aserted
25e
25f
25h
IOR#, IOW# asserted before next ALE# asserted
25i
25k
MEMR#, MEMW# asserted before next MEMR#, MEMW# asserted
26b
26d
SMEMR#, SMEMW# asserted before next SMEMR#, SMEMW# asserted
26f
26h
IOR#, IOW# asserted before next IOR#, IOW# asserted
26i
26k
Any command negated to MEMR#, SMEMR#, MEMR#, SMEMW# asserted
28a
28b
Any command negated to IOR#, IOW# asserted
28c
MEMR#, MEMW# negated before next ALE# asserted
SMEMR#, SMEMW# negated before next ALE# asserted
IOR#, IOW# negated before next ALE# asserted
LA[23:17] valid to IOCHRDY negated
33a
33b
LA[23:17] valid to read data valid
34b
34e
ALE# asserted to IOCHRDY# negated
37a
37b
37c
37d
ALE# asserted to read data valid
38b
38e
38h
24o
24r
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
I/O access to 16 bit ISA Slave Standard cycle
I/O access to 16 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave Standard cycle
Memory access to 8 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave - 2BCLK
Memory access to 16 bit ISA Slave Standard cycle
Memory access to 8 bit ISA Slave Standard cycle
I/O access to 16 bit ISA Slave Standard cycle
I/O access to 16 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave Standard cycle
Memory access to 8 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave Standard cycle
Memory access to 8 bit ISA Slave Standard cycle
I/O access to 16 bit ISA Slave Standard cycle
I/O access to 8 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave
Memory access to 8 bit ISA Slave
I/O access to ISA Slave
Memory access to 16 bit ISA Slave - 4 BCLK
Memory access to 8 bit ISA Slave - 7 BCLK
Memory access to 16 bit ISA Slave Standard cycle
Memory access to 8 bit ISA Slave Standard cycle
Memory access to 16 bit ISA Slave - 4 BCLK
Memory access to 8 bit ISA Slave - 7 BCLK
I/O access to 16 bit ISA Slave - 4 BCLK
I/O access to 8 bit ISA Slave - 7 BCLK
Memory access to 16 bit ISA Slave Standard Cycle
Memory access to 8 bit ISA Slave Standard Cycle
I/O access to 16 bit ISA Slave Standard Cycle
Issue 2.2 - October 13, 2000
Min
19T
19T
10T
10T
10T
10T
10T
10T
10T
12T
12T
12T
12T
12T
12T
14T
14T
12T
12T
10T
3T
3T
3T
1T
1T
1T
8T
8T
6T
6T
4T
4T
Max
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Cycles
Units