A43L0616AV-5 AMIC Technology, Corp., A43L0616AV-5 Datasheet
A43L0616AV-5
Related parts for A43L0616AV-5
A43L0616AV-5 Summary of contents
Page 1
Document Title 512K X 16 Bit X 2 Banks Synchronous DRAM Revision History Rev. No. History 0.0 Initial issue 0.1 Add input/output capacitance specification Add Cl2 spec for (-5, -5.5, -6) Modify MRS Set Cycle Waveform error 0.2 Add -U ...
Page 2
... Pin TSOP (II) possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications A43L0616AV ...
Page 3
Block Diagram Bank Select CLK ADD LRAS LRAS LCBR CLK (May, 2001, Version 1.0) Data Input Register 512K X 16 512K X 16 Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 ...
Page 4
Pin Descriptions Symbol Name CLK System Clock Chip Select CS CKE Clock Enable A0~A10/AP Address BA Bank Select Address Row Address Strobe RAS Column Address CAS Strobe Write Enable WE Data Input/Output L(U)DQM Mask DQ Data Input/Output 0-15 Power VDD/VSS ...
Page 5
Absolute Maximum Ratings* Voltage on any pin relative to VSS (Vin, Vout ) . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Decoupling Capacitance Guide Line Recommended decoupling capacitance added to power line at board. Parameter Decoupling Capacitance between VDD and VSS Decoupling Capacitance between VDDQ and VSSQ Note: 1. VDD and VDDQ pins are separated each other. All VDD pins are ...
Page 7
AC Operating Test Conditions (VDD = 3.3V 0.3V + -40º +85º Parameter AC input levels Input timing measurement reference level Input rise and all time (See note3) Output timing ...
Page 8
AC Characteristics (continued) (AC operating conditions unless otherwise noted) Symbol Parameter t CLK low pulse width CL t Input setup time SS t Input hold time SH t CLK to output in Low-Z SLZ CLK to output t SHZ In ...
Page 9
Operating AC Parameter (AC operating conditions unless otherwise noted) Symbol Parameter t Row active to row active delay RRD(min) t RCD(min) RAS to CAS delay t Row precharge time RP(min) t RAS(min) Row active time t RAS(max) t Row cycle ...
Page 10
Simplified Truth Table Command Register Mode Register Set Refresh Auto Refresh Entry Self Refresh Exit Bank Active & Row Addr. Read & Auto Precharge Disable Column Addr. Auto Precharge Enable Write & Auto Precharge Disable Column Addr. Auto Precharge Enable ...
Page 11
Mode Register Filed Table to Program Modes Register Programmed with MRS Address BA A10/AP A9 Function RFU RFU W.B.L (Note 1) (Note 2) Test Mode A8 A7 Type 0 0 Mode Register Set 0 1 Vendor Use 1 0 Only ...
Page 12
Burst Sequence (Burst Length = 4) Initial address Burst Sequence (Burst Length = 8) Initial address ...
Page 13
Device Operations Clock (CLK) The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between VIL and VIH. During operation ...
Page 14
Device Operations (continued) Bank Activate The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and desired row and bank addresses, a row access is initiated. The read or write ...
Page 15
Device Operations (continued) Auto Precharge The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy t (min) and “t ” for the programmed burst RAS RP length and CAS latency. The ...
Page 16
Basic feature And Function Descriptions 1. CLOCK Suspend 1) Click Suspended During Write (BL=4) CLK CMD WR CKE Masked by CKE Internal CLK DQ(CL2 DQ(CL3 Not Written Note: CLK to CLK disable/enable=1 clock 2. DQM Operation ...
Page 17
CAS Interrupt (I) 1) Read interrupted by Read (BL=4) CLK CMD RD RD ADD A B DQ(CL2) QA0 DQ(CL3) t CCD Note2 2) Write interrupted by Write (BL =2) CLK WR WR CMD t CCD Note2 ADD A B ...
Page 18
CAS Interrupt (II) : Read Interrupted Write & DQM (1) CL=2, BL=4 CLK i) CMD RD DQM DQ ii) CMD RD DQM DQ RD iii) CMD DQM DQ iv) CMD RD DQM DQ (2) CL=3, BL=4 CLK i) CMD ...
Page 19
Write Interrupted by Precharge & DQM CLK CMD WR DQM Note : 1. To inhibit invalid write, DQM should be issued. 2. This precharge command and burst write command should be of the same bank, otherwise ...
Page 20
Burst Stop & Precharge Interrupt 1) Write Interrupted by Precharge (BL=4) CLK CMD WR DQM Read Interrupted by Precharge (BL=4) CLK CMD RD DQ(CL2) DQ(CL3) 9. MRS Mode Register Set CLK Note 4 PRE CMD ...
Page 21
Clock Suspend Exit & Power Down Exit 1) Clock Suspend (=Active Power Down) Exit CLK CKE Internal Note 1 CLK CMD 11. Auto Refresh & Self Refresh Note 3 1) Auto Refresh CLK Note 4 CKE PRE Internal CLK ...
Page 22
About Burst Type Control Sequential counting Basic MODE Interleave counting Pseudo- Decrement Sequential Counting Pseudo- MODE Pseudo-Binary Counting Random Random column Access MODE CLK CCD 13. About Burst Length Control 1 2 Basic MODE 4 8 ...
Page 23
Power On Sequence & Auto Refresh CLOCK CKE High level is necessary RAS CAS ADDR BA A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) (May, 2001, ...
Page 24
Single Bit Read-Write-Read Cycles (Same Page) @CAS Latency=3, Burst Length CLOCK CKE *Note RCD t SH RAS CAS ...
Page 25
Note : 1. All inputs can be don’t care when CS is high at the CLK high going edge. 2. Bank active & read/write are controlled by BA Enable and disable auto precharge function are ...
Page 26
Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 BA A10/ DQM DQ ( RAC t *Note 3 SAC DQ ...
Page 27
Page Read & Write Cycle at Same Bank @Burst Length CLOCK CKE CS t RCD RAS CAS ADDR Ra Ca0 BA A10/ DQM DQ (CL=2) DQ (CL=3) Row Active Read (A-Bank) (A-Bank) *Note ...
Page 28
Page Read Cycle at Different Bank @Burst Length = CLOCK CKE *Note 1 CS RAS CAS RAa CAa RBb ADDR BA A10/AP RAa RBb WE DQM DQ (CL=2) DQ (CL=3) Row Active Row Active ...
Page 29
Page Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS RAa CAa ADDR BA A10/AP RAa DAa0 DAa1 DAa2 DAa3 DQ WE DQM Row Active (B-Bank) Row Active with Write (A-Bank) (A-Bank) ...
Page 30
Read & Write Cycle at Different Bank @Burst Length CLOCK CKE CS RAS CAS RAa CAa ADDR BA A10/AP RAa WE DQM DQ (CL=2) DQ (CL=3) Row Active Read (A-Bank) (A-Bank) * Note : t ...
Page 31
Read & Write Cycle with Auto Precharge I @Burst Length CLOCK CKE CS RAS CAS RAa RBb CAa ADDR BA RAa RBb A10/AP WE DQM DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto ...
Page 32
Read & Write Cycle with Auto Precharge II @Burst Length CLOCK CKE CS RAS CAS ADDR A10/AP WE DQM DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto ...
Page 33
Read & Write Cycle with Auto Precharge III @Burst Length CLOCK CKE CS RAS CAS Ra ADDR BA A10/ DQM DQ (CL=2) DQ (CL=3) Row Active Read with (A-Bank) Auto Preharge (A-Bank) * ...
Page 34
Read Interrupted by Precharge Command & Read Burst Stop Cycle (@Burst Length = Full Page CLOCK CKE CS RAS CAS RAa CAa ADDR BA * Note 1 A10/AP RAa WE DQM DQ (CL=2) DQ (CL=3) ...
Page 35
Write Interrupted by Precharge Command & Write Burst Stop Cycle (@ Burst Length = Full Page CLOCK CKE CS RAS CAS RAa CAa ADDR BA * Note 1 A10/AP RAa WE DQM DQ DAa0 Write ...
Page 36
Burst Read Single Bit Write Cycle @Burst Length=2, BRSW CLOCK CKE CS RAS CAS RAa CAa ADDR BA A10/AP RAa WE DQM DQ DAa0 (CL=2) DQ DAa0 (CL=3) Row Active Row Active (A-Bank) (B-Bank) Write ...
Page 37
Clock Suspension & DQM Operation Cycle @CAS Latency = 2, Burst Length CLOCK CKE CS RAS CAS Ra Ca ADDR BA A10/ DQM DQ Qa0 Clock Row Active Read Suspension * Note : ...
Page 38
Active/Precharge Power Down Mode @CAS Lantency=2, Burst Length CLOCK t SS CKE * Note 1 *Note 3 CS RAS CAS ADDR BA A10/AP WE DQM DQ Precharge Power-down Entry * Note : 1. All banks ...
Page 39
Self Refresh Entry & Exit Cycle CLOCK * Note 2 CKE * Note RAS * Note 7 CAS ADDR BA A10/AP WE DQM DQ Hi-Z Self Refresh Entry * Note : ...
Page 40
Mode Register Set Cycle CLOCK CKE High *Note 2 CS RAS * Note 1 CAS * Note 3 Key Ra ADDR WE DQM DQ Hi-Z MRS New Command * Both banks precharge should be completed ...
Page 41
Function Truth Table (Table 1) Current CS RAS CAS State IDLE ...
Page 42
Function Truth Table (Table 1, Continued) Current CS RAS CAS State Write with Auto Precharge ...
Page 43
Function Truth Table for CKE (Table 2) Current CKE CKE CS State n Self Refresh ...
Page 44
... Ordering Information Part No. Cycle Time (ns) A43L0616AV-5 5 A43L0616AV-5.5 5.5 A43L0616AV-6 6 A43L0616AV-7 7 A43L0616AV-7U 7 Note for industrial operating temperature range (May, 2001, Version 1.0) Clock Frequency (MHz) Access Time 200 @ 4 143 @ 5 183 @ 5 143 @ 5 166 @ 5 125 @ ...
Page 45
Package Information TSOP 50L (Type II) Outline Dimensions Seating Plane Symbol Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E ...