S1D13700F01 Epson Electronics America, Inc., S1D13700F01 Datasheet - Page 18

no-image

S1D13700F01

Manufacturer Part Number
S1D13700F01
Description
Embedded Memory Graphics Lcd Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13700F01A100
Manufacturer:
MTK
Quantity:
5 000
Part Number:
S1D13700F01A100
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13700F01A100
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Page 18
5.2.2 LCD Interface
S1D13700F01
X42A-A-002-04
FPDAT[3:0]
FPFRAME
Pin Name
FPSHIFT
(XD[3:0])
FPLINE
(XSCL)
XECL
YSCL
MOD
(WF)
YDIS
(YD)
(LP)
Type Pin #
O
O
O
O
O
O
O
O
18-21
23
24
26
27
29
30
31
In order to provide effective low-power drive for LCD matrixes, the S1D13700F01 can
directly control both the X and Y-drivers using an enable chain.
OB2T
OB2T
OB2T
OB2T
OB2T
OB2T
OB2T
OB2T
Cell
NIOVDD
NIOVDD
NIOVDD
NIOVDD
NIOVDD
NIOVDD
NIOVDD
NIOVDD
Table 5-3 LCD Interface Pin Descriptions
Power
RESET#
Power
State
On
X
X
X
X
X
X
X
L
Revision 4.05
These output pins are the 4-bit X-driver (column drive) data
outputs and must be connected to the inputs of the X-driver chips.
The falling edge of FPSHIFT latches the data on FPDAT[3:0] into
the input shift registers of the X-drivers. To conserve power, this
clock is stopped between FPLINE and the start of the following
display line.
The falling edge of XECL triggers the enable chain cascade for the
X-drivers. Every 16th clock pulse is output to the next X-driver.
FPLINE latches the signal in the X-driver shift registers into the
output data latches. FPLINE is a falling edge triggered signal, and
pulses once every display line. FPLINE must be connected to the
Y-driver shift clock on LCD modules.
This output pin is the LCD panel backplane bias signal. The MOD
period is selected using the SYSTEM SET command.
The falling edge of YSCL latches the data on FPFRAME into the
input shift registers of the Y-drivers. YSCL is not used with driver
ICs which use FPLINE as the Y-driver shift clock.
This output pin is the data pulse output for the Y drivers. It is active
during the last line of each frame, and is shifted through the Y
drivers one by one (by YSCL), to scan the display’s common
connections.
This output pin is the power-down output signal. YDIS is high while
the display drive outputs are active. YDIS goes low one or two
frames after the power save command is written to the
S1D13700F01. All Y-driver outputs are forced to an intermediate
level (de-selecting the display segments) to blank the display. In
order to implement power-down operation in the LCD unit, the LCD
power drive supplies must also be disabled when the display is
disabled by YDIS.
Description
Epson Research and Development
Hardware Functional Specification
Vancouver Design Center
Issue Date: 2005/12/13

Related parts for S1D13700F01