PIC16F883 Microchip Technology Inc., PIC16F883 Datasheet - Page 183
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F883
Manufacturer Part Number
PIC16F883
Description
28/40/44-pin Flash-based, 8-bit Cmos Microcontrollers With Nanowatt Technology
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F883.pdf
(288 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F883
Manufacturer:
台湾明智类比
Quantity:
20 000
Company:
Part Number:
PIC16F883-I/ML
Manufacturer:
MICROCHIP
Quantity:
1 200
Company:
Part Number:
PIC16F883-I/SO
Manufacturer:
MICROCHIP
Quantity:
8 820
Part Number:
PIC16F883-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16F883-I/SP
Manufacturer:
MICROCHIP
Quantity:
3 000
Company:
Part Number:
PIC16F883-I/SP
Manufacturer:
MICROCHIP
Quantity:
18
Part Number:
PIC16F883-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16F883-I/SS
Manufacturer:
ALPS
Quantity:
12 000
Part Number:
PIC16F883-I/SS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
13.3.3
The master can initiate the data transfer at any time
because it controls the SCK. The master determines
when the slave is to broadcast data by the software
protocol.
In Master mode, the data is transmitted/received as
soon as the SSPBUF register is written to. If the SPI is
only going to receive, the SDO output could be dis-
abled (programmed as an input). The SSPSR register
will continue to shift in the signal present on the SDI pin
at the programmed clock rate. As each byte is
received, it will be loaded into the SSPBUF register as
a normal received byte (interrupts and Status bits
appropriately set). This could be useful in receiver
applications as a “Line Activity Monitor” mode.
FIGURE 13-2:
© 2007 Microchip Technology Inc.
Write to
SSPBUF
SCK
(CKP = 0
CKE = 0)
SCK
(CKP = 1
CKE = 0)
SCK
(CKP = 0
CKE = 1)
SCK
(CKP = 1
CKE = 1)
SDO
(CKE = 0)
SDO
(CKE = 1)
SDI
(SMP = 0)
Input
Sample
(SMP = 0)
SDI
(SMP = 1)
Input
Sample
(SMP = 1)
SSPIF
SSPSR to
SSPBUF
MASTER MODE
SPI MODE WAVEFORM (MASTER MODE)
bit 7
bit 7
bit 7
bit7
bit 6
bit 6
bit 5
bit 5
PIC16F882/883/884/886/887
Preliminary
bit 4
bit 4
The clock polarity is selected by appropriately program-
ming the CKP bit of the SSPCON register. This, then,
would give waveforms for SPI communication as
shown in Figure 13-2, Figure 13-4 and Figure 13-5,
where the MSb is transmitted first. In Master mode, the
SPI clock rate (bit rate) is user programmable to be one
of the following:
• F
• F
• F
• Timer2 output/2
This allows a maximum data rate (at 40 MHz) of
10.00 Mbps.
Figure 13-2 shows the waveforms for Master mode.
When the CKE bit of the SSPSTAT register is set, the
SDO data is valid before there is a clock edge on SCK.
The change of the input sample is shown based on the
state of the SMP bit of the SSPSTAT register. The time
when the SSPBUF is loaded with the received data is
shown.
bit 3
bit 3
OSC
OSC
OSC
/4 (or T
/16 (or 4 • T
/64 (or 16 • T
bit 2
bit 2
CY
)
CY
bit 1
bit 1
CY
)
)
bit 0
bit 0
bit 0
bit 0
DS41291D-page 181
Next Q4 Cycle
after Q2↓
4 Clock
Modes