HT46R62 Holtek Semiconductor Inc., HT46R62 Datasheet - Page 17

no-image

HT46R62

Manufacturer Part Number
HT46R62
Description
Ht46r62/ht46c62 -- A/d With Lcd Type 8-bit Mcu
Manufacturer
Holtek Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HT46R62
Quantity:
26
flows, the counter is reloaded from the timer/event coun-
ter register and issues an interrupt request, as in the
other two modes, i.e., event and timer modes.
To enable the counting operation, the Timer ON bit
(TON; bit 4 of TMRC) should be set to 1. In the pulse
width measurement mode, the TON is automatically
cleared after the measurement cycle is completed. But
in the other two modes, the TON can only be reset by in-
structions. The overflow of the Timer/Event Counter is
one of the wake-up sources and can also be applied to a
PFD (Programmable Frequency Divider) output at PA3
by options. Only one PFD can be applied to PA3 by op-
tions . No matter what the operation mode is, writing a 0
Rev. 1.70
Bit No.
0
1
2
3
4
5
6
7
Label
PSC0
PSC1
PSC2
TON
TM0
TM1
TE
To define the prescaler stages.
PSC2, PSC1, PSC0=
000: f
001: f
010: f
011: f
100: f
101: f
110: f
111: f
Defines the TMR active edge of the timer/event counter:
In Event Counter Mode (TM1,TM0)=(0,1):
1:count on falling edge;
0:count on rising edge
In Pulse Width measurement mode (TM1,TM0)=(1,1):
1: start counting on the rising edge, stop on the falling edge;
0: start counting on the falling edge, stop on the rising edge
Enable/disable timer counting (0=disabled; 1=enabled)
Unused bit, read as 0
Defines the operating mode (TM1, TM0)
01= Event count mode (External clock)
10= Timer mode (Internal clock)
11= Pulse Width measurement mode (External clock)
00= Unused
INT
INT
INT
INT
INT
INT
INT
INT
=f
=f
=f
=f
=f
=f
=f
=f
SYS
SYS
SYS
SYS
SYS
SYS
SYS
SYS
TMRC (0EH) Register
Timer/Event Counter
/2
/4
/8
/16
/32
/64
/128
17
to ETI disables the related interrupt service. When the
PFD function is selected, executing SET [PA].3 in-
struction to enable PFD output and executing CLR
[PA].3 instruction to disable PFD output.
In the case of timer/event counter OFF condition, writing
data to the timer/event counter preload register also re-
loads that data to the timer/event counter. But if the
timer/event counter is turn on, data written to the
timer/event counter is kept only in the timer/event coun-
ter preload register. The timer/event counter still contin-
ues its operation until an overflow occurs.
When the timer/event counter (reading TMR) is read,
the clock is blocked to avoid errors, as this may results
Function
HT46R62/HT46C62
February 14, 2006

Related parts for HT46R62