ADN2865 Analog Devices, Inc., ADN2865 Datasheet - Page 14

no-image

ADN2865

Manufacturer Part Number
ADN2865
Description
Continuous Rate 12.3mb/s To 2.7gb/s Clock And Data Recovery Ic W/loop Timed Serdes
Manufacturer
Analog Devices, Inc.
Datasheet
ADN2865
Table 8. Control Register, CTRLA
F
D7
0
0
1
1
1
Table 9. Control Register, CTRLB
Config LOL
D7
0 = LOL pin normal operation
1 = LOL pin is static LOL
Table 10. Control Register, CTRLC
D7
Set
to 0
Table 11. Control Register, CTRLD
CDR Bypass
D7
0=CDR Enabled
1=CDR Disabled
Table 12. Control Register, CTRLE
RXCLK Alignment to RXDATA
D7
0
0
0
0
1
1
1
1
Where DIV_F
REF
Range
D6
0
1
0
1
D6
Set
to 0
D6
0
0
1
1
0
0
1
1
REF
12.3 MHz to 25 MHz
25 MHz to 50 MHz
50 MHz to 100 MHz
100 MHz to 200 MHz
is the divided down reference referred to the 12.3 MHz to 25 MHz band (see the Reference Clock (Optional) section).
Signal Degrade Threshold
D5
0=Set SD Threshold to 9mV
1=Set SD Threshold to 1.9x
LOS Threshold
D5
0
1
0
1
0
1
0
1
Buffer Control
D6
0=Normal
operation
1=Power Down
LVDS drivers
0
+1 UI
0
-3 UI
+4 UI
+2 UI
+4 UI
-2 UI
Reset MISC[4]
D6
Write a 1 followed by
0 to reset MISC[4]
1
Datarate/Div_F
D5
0
0
0
1
Tx Mode
D4
0=Sync Mode
1=Align
D4
0
0
0
0
Signal Degrade Mode
D4
0= Disable Signal Degrade
Mode
1= Enable Signal Degrade
Mode
D5
0=Normal
operation
1=Power Down
CML drivers
n
0
1
D3
0
0
REF
System Reset
D5
Write a 1 followed by
0 to reset ADN2865
Ratio
D2
0
1
0
0
Rev. PrA | Page 14 of 33
D3
0=Enable align
1=Disable align
1
2
4
2
256
n
D4
0
Measure Datarate
D1
Set to 1 to measure datarate
Initiate PRBS
D3
Write a 1 followed by 0
to initiate PRBS
Generate Sequence
D3
Set
to 0
D4
Set
to 0
Bus Reversal
D2
RXDATA[7:0]
0=Bit 0 is last received
1=Bit 7 is last received
Config LOS
D2
0 = Active high LOS
1 = Active low LOS
Reset MISC[2]
D3
Write a 1 followed by
0 to reset MISC[2]
Preliminary Technical Data
D2
0
0
0
SERCLK
D1
0 = Power Down
SERCLK buffer
1 = Enable SERCLK
buffer
D1
0
0
1
Lock to Reference
D0
0 = Lock to input data
1 = Lock to reference clock
D1
TXDATA[7:0]
0=Bit 0 is last sent
1=Bit 7 is last sent
D2
Set
to 0
PRBS Mode
D0
0
1
0
D1
Set
to 0
Power Down
Generate Mode
Detect Mode,
compares errors
D0
Set
to 0
D0
Set
to 0
D0
Set
To 0

Related parts for ADN2865