M25PX16 Numonyx, M25PX16 Datasheet - Page 39

no-image

M25PX16

Manufacturer Part Number
M25PX16
Description
16-mbit, Dual I/o, 4-kbyte Subsector Erase, Serial Flash Memory With 75 Mhz Spi Bus Interface
Manufacturer
Numonyx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PX16-VMN
Manufacturer:
ST
0
Part Number:
M25PX16-VMN6
Manufacturer:
ST
Quantity:
9
Part Number:
M25PX16-VMN6
Manufacturer:
ST
0
Part Number:
M25PX16-VMN6G
Manufacturer:
ST
0
Part Number:
M25PX16-VMN6G
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25PX16-VMN6TP
Manufacturer:
MORNSUN
Quantity:
3 000
Part Number:
M25PX16-VMN6TP
Manufacturer:
ST
0
Part Number:
M25PX16-VMN6TP
Manufacturer:
MICRON/镁光
Quantity:
20 000
Part Number:
M25PX16-VMN6TPBA
Manufacturer:
ST
0
Part Number:
M25PX16-VMP6G
Manufacturer:
MICRON/镁光
Quantity:
20 000
Company:
Part Number:
M25PX16-VMP6TG
Quantity:
40
Part Number:
M25PX16-VMW6G
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25PX16-VMW6TG
Manufacturer:
NUMONYX
Quantity:
7 540
Part Number:
M25PX16-VMW6TG
Manufacturer:
ST
Quantity:
20 000
6.15
Table 10.
1. Values of (b1, b0) after power-up are defined in
Subsector Erase (SSE)
The Subsector Erase (SSE) instruction sets to 1 (FFh) all bits inside the chosen subsector.
Before it can be accepted, a Write Enable (WREN) instruction must previously have been
executed. After the Write Enable (WREN) instruction has been decoded, the device sets the
Write Enable Latch (WEL).
The Subsector Erase (SSE) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code, and three address bytes on Serial Data input (DQ0). Any address
inside the Subsector (see
instruction. Chip Select (S) must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Subsector Erase (SSE) instruction is not executed. As soon as
Chip Select (S) is driven High, the self-timed Subsector Erase cycle (whose duration is t
is initiated. While the Subsector Erase cycle is in progress, the Status Register may be read
to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Subsector Erase cycle, and is 0 when it is completed. At some
unspecified time before the cycle is complete, the Write Enable Latch (WEL) bit is reset.
A Subsector Erase (SSE) instruction issued to a sector that is hardware or software
protected, is not executed.
Any Subsector Erase (SSE) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 22. Subsector Erase (SSE) instruction sequence
1. Address bits A23 to A22 are Don’t care.
All sectors
Sector
S
C
DQ0
Lock Register in
0
b7-b2
Table
Bit
1
b1
b0
2
(1)
Instruction
4) is a valid address for the Subsector Erase (SSE)
3
Sector Lock Down bit value (refer to
Sector Write Lock bit value (refer to
4
Figure
5
Section 7: Power-up and
6
7
22.
MSB
23 22
8
9
24 Bit Address
Value
‘0’
2
29 30 31
power-down.
1
Table
Table
0
9)
9)
AI13741
39/61
SSE
)

Related parts for M25PX16