STPC STMicroelectronics, STPC Datasheet - Page 19

no-image

STPC

Manufacturer Part Number
STPC
Description
PC Compatible Embeded Microprocessor
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STPC12HEYC
Manufacturer:
ST
0
Part Number:
STPC20
Manufacturer:
ST
0
Part Number:
STPC20-TR
Manufacturer:
ST
0
Part Number:
STPCC0166BTC3
Manufacturer:
LINEAR
Quantity:
68
Part Number:
STPCC0166BTC3
Manufacturer:
ST
Quantity:
1 000
Part Number:
STPCC0166BTC3
Manufacturer:
ST
Quantity:
6 700
Part Number:
STPCC0166BTC3
Manufacturer:
ST
Quantity:
20 000
Part Number:
STPCC0175BTC3
Manufacturer:
ST
Quantity:
38
Part Number:
STPCC0175BTC3
Manufacturer:
ST
Quantity:
41
Part Number:
STPCC0180BTC3
Manufacturer:
ALLEGRO
Quantity:
1 200
Part Number:
STPCC0375BTC3
Manufacturer:
ST
Quantity:
210
Part Number:
STPCC0390BTC3
Manufacturer:
STPC
Quantity:
20 000
www.DataSheet4U.com
ISAOE# Bidirectional OE Control. This signal con-
trols the OE signal of the external transceiver that
connects the IDE DD bus and ISA SA bus.
GPIOCS# I/O General Purpose Chip Select 1.
This output signal is used by the external latch on
ISA bus to latch the data on the SD[7:0] bus. The
latch can be use by PMU unit to control the exter-
nal peripheral devices to power down or any other
desired function.
This pin is also serves as a strap input during re-
set.
2.2.9 IDE CONTROL
PIRQ Primary Interrupt Request. Interrupt request
from primary IDE channel.
SIRQ Secondary Interrupt Request. Interrupt re-
quest from secondary IDE channel.
PDRQ Primary DMA Request. DMA request from
primary IDE channel.
SDRQ Secondary DMA Request. DMA request
from secondary IDE channel.
PDACK# Primary DMA Acknowledge. DMA ack-
noledge to primary IDE channel.
SDACK# Secondary DMA Acknowledge. DMA
acknoledge to secondary IDE channel.
PIOR# Primary I/O Read. Primary channel read.
Active low output.
PIOW# Primary I/O Write . Primary channel write.
Active low output.
SIOR# Secondary I/O Read Secondary channel
read. Active low output.
SIOW# Secondary I/O Write Secondary channel
write. Active low output.
2.2.10 IPC
IRQ_MUX[3:0] Multiplexed Interrupt Request.
These are the ISA bus interrupt signals. They are
to be encoded before connection to the STPC
Consumer using ISACLK and ISACLKX2 as the
input selection strobes.
Note that IRQ8B, which by convention is connect-
ed to the RTC, is inverted before being sent to the
interrupt controller, so that it may be connected di-
rectly to the IRQ pin of the RTC.
PCI_INT[3:0] PCI Interrupt Request. These are
the PCI bus interrupt signals. They are to be en-
Issue 1.2
coded before connection to the STPC Consumer
using ISACLK and ISACLKX2 as the input selec-
tion strobes.
DREQ_MUX[1:0] ISA Bus Multiplexed DMA Re-
quest. These are the ISA bus DMA request sig-
nals. They are to be encoded before connection to
the
ISACLKX2 as the input selection strobes.
DACK_ENC[2:0] DMA Acknowledge. These are
the ISA bus DMA acknowledge signals. They are
encoded by the STPC Consumer before output
and should be decoded externally using ISACLK
and ISACLKX2 as the control strobes.
TC ISA Terminal Count. This is the terminal count
output of the DMA controller and is connected to
the TC line of the ISA bus. It is asserted during the
last DMA transfer, when the byte count expires.
SPKRD Speaker Drive. This the output to the
speaker and is AND of the counter 2 output with
bit 1 of Port 61, and drives an external speaker
driver. This output should be connected to 7407
type high voltage driver.
2.2.11 X-Bus Interface pins / IDE Data
RMRTCCS# / DD[15] ROM/Real Time clock chip
select. This pin is a multi-function pin. When
ISAOE# is active, this signal is used as RM-
RTCCS#. This signal is asserted if a ROM access
is decoded during a memory cycle. It should be
combined with MEMR# or MEMW# signals to
properly access the ROM. During a IO cycle, this
signal is asserted if access to the Real Time Clock
(RTC) is decoded. It should be combined with IOR
or IOW# signals to properly access the real time
clock.
When ISAOE# is inactive, this signal is used as
IDE DD[15] signal.
This signal must be ORed externally with ISAOE#
and is then connected to ROM and RTC. An
LS244 or equivalent function can be used if OE# is
connected to ISAOE# and the output is provided
with a weak pull-up resistor.
KBCS# / DD[14] Keyboard Chip Select. This pin
is a multi-function pin. When ISAOE# is active,
this signal is used as KBCS#. This signal is assert-
ed if a keyboard access is decoded during a I/O
cycle.
When ISAOE# is inactive, this signal is used as
IDE DD[14] signal.
This signal must be ORed externally with ISAOE#
and is then connected to keyboard. An LS244 or
equivalent function can be used if OE# is connect-
STPC
Consumer
using
PIN DESCRIPTION
ISACLK
19/51
and

Related parts for STPC