RC28F256 Intel Corporation, RC28F256 Datasheet - Page 64

• Manufacturer Part Number: RC28F256
• Description: Intel StrataFlash Embedded Memory
• Manufacturer: Intel Corporation

www.DataSheet4U.com
1-Gbit P30 Family
11.3.1
11.3.2
Note:
11.3.3
April 2005
64
BEFP Requirements and Considerations
BEFP requirements:
BEFP considerations:
NOTES:
1.
2.
3.
4.
BEFP Setup Phase
After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR[7]
(Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before
checking SR[7] is required to allow the WSM enough time to perform all of its setups and checks
(Block-Lock status, V
terminates. If the block was found to be locked, SR[1] is also set. SR[3] is set if the error occurred
due to an incorrect V
Reading from the device after the BEFP Setup and Confirm command sequence outputs Status
Register data. Do not issue the Read Status Register command; it will be interpreted as data to be
loaded into the buffer.
BEFP Program/Verify Phase
After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to
determine the availability of the write buffer for data streaming. SR[7] cleared indicates the device
is busy and the BEFP program/verify phase is activated. SR[0] indicates the write buffer is
available.
•
•
•
•
•
•
•
•
•
•
Case temperature: T
V
VPP driven to V
Target block unlocked before issuing the BEFP Setup and Confirm commands
The first-word address (WA0) for the block to be programmed must be held constant from the
setup phase through all data streaming into the target block, until transition to the exit phase is
desired
WA0 must align with the start of an array buffer boundary
For optimum performance, cycling must be limited below 100 erase cycles per block
BEFP programs one block at a time; all buffer data must fall within a single block
BEFP cannot be suspended
Programming to the flash memory array can occur only when the buffer is full
CC
Word buffer boundaries in the array are determined by A[4:0] (0x00 through 0x1F). The alignment start
point is A[4:0] = 0x00.
Some degradation in performance may occur if this limit is exceeded, but the internal algorithm
continues to work properly.
If the internal address counter increments beyond the block's maximum address, addressing wraps
around to the beginning of the block.
If the number of words is less than 32, remaining locations must be filled with 0xFFFF.
within specified operating range
Intel StrataFlash
Order Number: 306666, Revision: 001
PPH
PP
PP
level.
C
level, etc.). If an error is detected, SR[4] is set and BEFP operation
= 25 °C ± 5 °C
®
Embedded Memory (P30)
1
4
3
Datasheet
2