LM1253A National Semiconductor, LM1253A Datasheet - Page 28

no-image

LM1253A

Manufacturer Part Number
LM1253A
Description
Monolithic Triple 180 MHz I2C CRT Pre-amp With Integrated Analog On Screen Display (OSD) Generator
Manufacturer
National Semiconductor
Datasheet
Micro-Controller Interface
(Continued)
DS101265-46
2
FIGURE 40. I
C Read Sequence
The write sequence consists of the Start Pulse, the Slave
Device Address, the Read/Write bit (a zero, indicating a
write) and the Acknowledge bit; the next byte is the least sig-
nificant byte of the address to be accessed, followed by its
Acknowledge bit. This is then followed by a byte containing
the most significant address byte, followed by its Acknowl-
edge bit. Then a Stop bit indicates the end of the address
only write access.
Next the read data access will be performed beginning with
the Start Pulse, the Slave Device Address, the Read/Write
bit (a one, indicating a read) and the Acknowledge bit. The
next 8 bits will be the read data driven out by the LM1253A
pre-amp associated with the address indicated by the two
address bytes. Subsequent read data bytes will correspond
to the next increment address locations.
Read data from the LM1253A only when both OSD windows
are disabled.
www.national.com
28

Related parts for LM1253A