TS87C52X2 ATMEL Corporation, TS87C52X2 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
TS87C52X2
Manufacturer Part Number
TS87C52X2
Description
8-bit Microcontroller 8 Kbytes Otp
Manufacturer
ATMEL Corporation
Datasheet
1.TS87C52X2.pdf
(54 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS87C52X2-LCB
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
TS87C52X2-LCC
Manufacturer:
TEMIC
Quantity:
330
Part Number:
TS87C52X2-MCA
Manufacturer:
TEMIC
Quantity:
20 000
Company:
Part Number:
TS87C52X2-MCB
Manufacturer:
AT
Quantity:
39
Company:
Part Number:
TS87C52X2-MCE
Manufacturer:
TEMIC
Quantity:
300
Company:
Part Number:
TS87C52X2-MIA
Manufacturer:
TEMIC
Quantity:
256
Interrupt System
Figure 9. Interrupt Control System
22
EXF2
INT0
INT1
TF0
TF1
TF2
TS8xCx2X2
RI
TI
Individual Enable
IE0
IE1
The TS80C52X2 has a total of 6 interrupt vectors: two external interrupts (INT0 and
INT1), three timer interrupts (timers 0, 1 and 2) and the serial port interrupt. These inter-
rupts are shown in Figure 9.
Each of the interrupt sources can be individually enabled or disabled by setting or clear-
ing a bit in the Interrupt Enable register (See Table 12.). This register also contains a
global disable bit, which must be cleared to disable all interrupts at once.
Each interrupt source can also be individually programmed to one out of four priority lev-
els by setting or clearing a bit in the Interrupt Priority register (See Table 13.) and in the
Interrupt Priority High register (See Table 14.). shows the bit values and priority levels
associated with each combination.
Table 11. Priority Level Bit Values
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another
low-priority interrupt. A high-priority interrupt can’t be interrupted by any other interrupt
source.
If two interrupt requests of different priority levels are received simultaneously, the
request of higher priority level is serviced. If interrupt requests of the same priority level
IPH.x
IPH, IP
0
0
1
1
3
0
3
0
3
0
3
0
3
0
3
0
Global Disable
IP.x
0
1
0
1
High priority
interrupt
Interrupt
polling
sequence, decreasing from
high to low priority
Low priority
interrupt
Interrupt Level Priority
3 (Highest)
0 (Lowest)
1
2
4184E–8051–09/02