TS87C52X2 ATMEL Corporation, TS87C52X2 Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
TS87C52X2
Manufacturer Part Number
TS87C52X2
Description
8-bit Microcontroller 8 Kbytes Otp
Manufacturer
ATMEL Corporation
Datasheet
1.TS87C52X2.pdf
(54 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS87C52X2-LCB
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
TS87C52X2-LCC
Manufacturer:
TEMIC
Quantity:
330
Part Number:
TS87C52X2-MCA
Manufacturer:
TEMIC
Quantity:
20 000
Company:
Part Number:
TS87C52X2-MCB
Manufacturer:
AT
Quantity:
39
Company:
Part Number:
TS87C52X2-MCE
Manufacturer:
TEMIC
Quantity:
300
Company:
Part Number:
TS87C52X2-MIA
Manufacturer:
TEMIC
Quantity:
256
Figure 2. Mode Switching Waveforms
4184E–8051–09/02
XTAL1
XTAL1:2
X2 bit
CPU clock
STD Mode
The X2 bit in the CKCON register (See Table 3.) allows to switch from 12 clock cycles
per instruction to 6 clock cycles and vice versa. At reset, the standard speed is activated
(STD mode). Setting this bit activates the X2 feature (X2 mode).
Note:
Table 3. CKCON Register
CKCON - Clock Control Register (8Fh)
Reset Value = XXXX XXX0b
Not bit addressable
For further details on the X2 feature, please refer to ANM072 available on the web
(http://www.atmel.com)
Number
Bit
7
-
7
6
5
4
3
2
1
0
In order to prevent any incorrect operation while operating in X2 mode, user must be
aware that all peripherals using clock frequency as time reference (UART, timers) will
have their time reference divided by two. For example a free running timer generating an
interrupt every 20 ms will then generate an interrupt every 10 ms. UART with 4800 baud
rate will have 9600 baud rate.
Mnemonic Description
Bit
X2
6
-
-
-
-
-
-
-
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
CPU and peripheral clock bit
Clear to select 12 clock periods per machine cycle (STD mode, F
Set to select 6 clock periods per machine cycle (X2 mode, F
X2 Mode
5
-
4
-
3
-
2
-
STD Mode
TS8xCx2X2
1
OSC
-
=F
OSC
XTAL
=F
).
XTAL
X2
0
/
2).
9