ISL6208 Intersil Corporation, ISL6208 Datasheet - Page 5

no-image

ISL6208

Manufacturer Part Number
ISL6208
Description
High Voltage Synchronous Rectified Buck MOSFET Driver
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6208ACBZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6208BCRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6208BCRZ
0
Part Number:
ISL6208BCRZ-T
Manufacturer:
INTERSIL
Quantity:
4 594
Part Number:
ISL6208BCRZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6208BCRZ-T
0
Company:
Part Number:
ISL6208BIRZ-T
Quantity:
5 900
Part Number:
ISL6208CB
Manufacturer:
HAR
Quantity:
20 000
Part Number:
ISL6208CBZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6208CBZ-T
0
Part Number:
ISL6208CR
Manufacturer:
Intersil
Quantity:
403
Part Number:
ISL6208CRZ
Manufacturer:
Intersil
Quantity:
330
Company:
Part Number:
ISL6208CRZ-T
Quantity:
1 021
Part Number:
ISL6208IRZ
Manufacturer:
Intersil
Quantity:
5 800
Timing Diagram
Functional Pin Description
UGATE (Pin 1 for SOIC-8, Pin 8 for QFN)
The UGATE pin is the upper gate drive output. Connect to
the gate of high-side power N-Channel MOSFET.
BOOT (Pin 2 for SOIC-8, Pin 1 for QFN)
BOOT is the floating bootstrap supply pin for the upper gate
drive. Connect the bootstrap capacitor between this pin and
the PHASE pin. The bootstrap capacitor provides the charge
to turn on the upper MOSFET. See the Bootstrap Diode and
Capacitor section under DESCRIPTION for guidance in
choosing the appropriate capacitor value.
PWM (Pin 3 for SOIC-8, Pin 2 for QFN)
The PWM signal is the control input for the driver. The PWM
signal can enter three distinct states during operation (see the
three-state PWM Input section under DESCRIPTION for further
details). Connect this pin to the PWM output of the controller.
GND (Pin 4 for SOIC-8, Pin 3 for QFN)
GND is the ground pin for the IC.
LGATE (Pin 5 for SOIC-8, Pin 4 for QFN)
LGATE is the lower gate drive output. Connect to gate of the
low-side power N-Channel MOSFET.
VCC (Pin 6 for SOIC-8, Pin 5 for QFN)
Connect the VCC pin to a +5V bias supply. Place a high
quality bypass capacitor from this pin to GND.
FCCM (Pin 7 for SOIC-8, Pin 6 for QFN)
The FCCM pin enables or disables Diode Emulation. When
FCCM is LOW, diode emulation is allowed. Otherwise,
continuous conduction mode is forced. See the Diode
Emulation section under DESCRIPTION for more detail.
UGATE
LGATE
PWM
t
PDLL
t
FL
t
PDHU
1V
t
RU
5
t
PDLU
t
FU
t
1V
PDHL
2.5V
t
RL
ISL6208
t
FL
PHASE (Pin 8 for SOIC-8, Pin 7 for QFN)
Connect the PHASE pin to the source of the upper MOSFET
and the drain of the lower MOSFET. This pin provides a
return path for the upper gate driver.
Description
Theory of Operation
Designed for speed, the ISL6208 dual MOSFET driver
controls both high-side and low-side N-Channel FETs from
one externally provided PWM signal.
A rising edge on PWM initiates the turn-off of the lower
MOSFET (see Timing Diagram). After a short propagation
delay [t
[t
Adaptive shoot-through circuitry monitors the LGATE voltage.
When LGATE has fallen below 1V, UGATE is allowed to turn
ON. This prevents both the lower and upper MOSFETs from
conducting simultaneously, or shoot-through.
A falling transition on PWM indicates the turn-off of the upper
MOSFET and the turn-on of the lower MOSFET. A short
propagation delay [t
begins to fall [t
is monitored, and the lower gate is allowed to rise after the
upper MOSFET gate-to-source voltage drops below 1V. The
lower gate then rises [t
This driver is optimized for converters with large step down
compared to the upper MOSFET because the lower
MOSFET conducts for a much longer time in a switching
period. The lower gate driver is therefore sized much larger
to meet this application requirement.
The 0.5Ω on-resistance and 4A sink current capability
enable the lower gate driver to absorb the current injected to
the lower gate through the drain-to-gate capacitor of the
lower MOSFET and prevent a shoot through caused by the
high dv/dt of the phase node.
FL
] are provided in the Electrical Specifications section.
t
TSSHD
PDLL
t
PTS
t
], the lower gate begins to fall. Typical fall times
RU
FU
]. The upper MOSFET gate-to-source voltage
t
TSSHD
PDLU
RL
] is encountered before the upper gate
], turning on the lower MOSFET.
t
FU
t
PTS
March 30, 2007
FN9115.2

Related parts for ISL6208