T71L6816A Taiwan Memory Technology, T71L6816A Datasheet - Page 5

• Manufacturer Part Number: T71L6816A
• Description: Sixteen-port 10/100 Switch
• Manufacturer: Taiwan Memory Technology

DataSheet4U.com
www.DataSheet4U.com
DataSheet
4
U
.com
tm
3. Functional Description
3.1 Reset
The T71L6816A will determine some function features chosen by the content of 24LC02
serial EEPROM which was loaded after power on reset. Also, the T71L6816A will write
the abilities derived from 24LC02 or internal default value if 24LC02 is not present
to connected PHY management registers via MDC/MDIO.
3.2 RMII Interface
The T71L6816A provides the low pin count RMII (Reduced Media Independent Interface)
interface capable of supporting 10/100 Mbps data rates between PHY and T71L6816A.
A single clock, 50MHz, sourced from an external clock input is needed for receive(RX)
and transmit(TX) to provide an independent 2-bit wide (di-bit) transmit and receive
data paths. In the case of the REFCLK is 10 times the data rate, namely, 100Mbps mode,
each data di -bit must be output on TXD[1:0] and input on RXD[1:0] for ten successive
REFCLK cycles.
RMII specification signals are listed below:
3.3 Data Reception
The port will enter the receive-state when the CRSDV signal in the RMII interface is
asserted and t hen the RMII presents the received data in two-bit(di-bit) format that are
synchronous to the RMII reference clock, namely, REFCLK. The T71L6816A
to identify the occurrence of the SFD(Start Frame Delimiter) pattern “10101011”. Once
the SFD w as identified, all preamble data prior to SFD will be discarded and the frame
data will be forwarded and stored in the buffer of the switch.
Taiwan Memory Technology, Copy-Right reserved.
Change to products or specifications without notice.
Signal Name
RXD[1:0]
TXD[1:0]
REFCLK
CRSDV
TXEN
CH
TE
(with respect to
Direction
Output
Output
Input
Input
Input
PHY)
(with respect to
DataSheet4U.com
T71L6816A)
Direction
Output
Output
Input
Input
Input
P. 5
Synchronous clock reference for Rx,
Tx and control interface
Carrier sense / receive data valid
Receive data
Transmit enable
Transmit data
Preliminary T71L6816A
Publication Date:Jun. 2001
Use
Revision:0.A
will then try