CY29352 Cypress Semiconductor, CY29352 Datasheet - Page 2

no-image

CY29352

Manufacturer Part Number
CY29352
Description
11 Output Zero Delay Buffer
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY29352AI
Manufacturer:
CY
Quantity:
76
Part Number:
CY29352AXI
Manufacturer:
Renesas
Quantity:
30
Part Number:
CY29352AXI
Manufacturer:
CYPRESS
Quantity:
1 364
Part Number:
CY29352AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY29352AXI
Manufacturer:
CYPRESS
Quantity:
10 000
Part Number:
CY29352AXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY29352AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
www.DataSheet4U.com
Pinouts
Table 1. Pin Definition - 32-pin 1.4 mm TQFP package
Document Number: 38-07476 Rev. *B
6
12, 14, 15, 18, 19 QA(0:4)
22, 23, 26, 27
30, 31
8
1
5
9
2, 3, 4
16, 20
21, 25
32
10
11
7
13, 17, 24, 28, 29 V
Notes
1. PD = Internal pull down.
2. A 0.1-μF bypass capacitor must be placed as close as possible to each positive power pin (< 0.2”). If these bypass capacitors are not close to the pins, the
3. AV
high frequency filtering characteristics are cancelled by the lead inductance of the traces.
DD
Pin
and V
DD
pins must be connected to a power supply level that is at least equal or higher than that of V
REFCLK
QB(0:3)
QC(0,1)
FB_IN
VCO_SEL
MR/OE#
PLL_EN#
SEL(A:C)
V
V
V
AV
V
AV
DDQA
DDQB
DDQC
DD
SS
DD
SS
Name
I, PD
O
O
O
I, PD
I, PD
I, PD
I, PD
I, PD
Supply
Supply
Supply
Supply
Supply
Supply
Supply
Figure 1. Pin Diagram - 32-pin 1.4 mm TQFP package
IO
[1]
VCO_SEL
REFCLK
MR/OE#
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
V
V
V
V
V
Ground
Ground
FB_IN
DD
DD
DD
DD
DD
AVSS
SELC
SELB
SELA
Type
1
2
3
4
5
6
7
8
CY29352
VCO divider select input, see
Frequency select input, bank (A:C), see
Reference clock input
Clock output bank A
Clock output bank B
Clock output bank C
Feedback clock input. Connect to an output for normal operation.
This input must be at the same voltage rail as input reference clock,
see
Master reset or output enable and disable input, see
3.
PLL enable and disable input, see
2.5V or 3.3V power supply for bank A output clocks
2.5V or 3.3V power supply for bank B output clocks
2.5V or 3.3V power supply for bank C output clocks
2.5V or 3.3V power supply for PLL
2.5V or 3.3V power supply for core and inputs
Analog ground
Common ground
Table 2
on page 3.
24
23
22
21
20
19
18
17
VSS
QB1
QB0
VDDQB
VDDQA
QA4
QA3
VSS
Description
DDQA
Table 3
, V
DDQB
Table 3
[2,3]
on page 3.
, and V
Table 3
on page 3.
DDQC
[2,3]
power supply pins.
on page 3.
Table 3
[2,3]
[2,3]
[2,3]
CY29352
on page
Page 2 of 9
[+] Feedback

Related parts for CY29352