LM3S1150 Luminary Micro, Inc, LM3S1150 Datasheet - Page 9

• Manufacturer Part Number: LM3S1150
• Description: Lm3s1150 Arm Microcontroller
• Manufacturer: Luminary Micro, Inc

Figure 14-8.
Figure 14-9.
Figure 14-10. Master Burst RECEIVE .................................................................................................. 350
Figure 14-11. Master Burst RECEIVE after Burst SEND ........................................................................ 351
Figure 14-12. Master Burst SEND after Burst RECEIVE ........................................................................ 352
Figure 14-13. Slave Command Sequence ............................................................................................ 353
Figure 15-1.
Figure 15-2.
Figure 15-3.
Figure 16-1.
Figure 16-2.
Figure 16-3.
Figure 16-4.
Figure 16-5.
Figure 16-6.
Figure 17-1.
Figure 17-2.
Figure 18-1.
Figure 18-2.
Figure 21-1.
Figure 21-2.
Figure 21-3.
Figure 21-4.
Figure 21-5.
Figure 21-6.
Figure 21-7.
Figure 21-8.
Figure 21-9.
Figure 21-10. External Reset Timing (RST) .......................................................................................... 484
Figure 21-11. Power-On Reset Timing ................................................................................................. 485
Figure 21-12. Brown-Out Reset Timing ................................................................................................ 485
Figure 21-13. Software Reset Timing ................................................................................................... 485
Figure 21-14. Watchdog Reset Timing ................................................................................................. 485
Figure 22-1.
Figure 22-2.
July 26, 2008
Master Single RECEIVE ................................................................................................. 348
Master Burst SEND ....................................................................................................... 349
Analog Comparator Module Block Diagram ..................................................................... 378
Structure of Comparator Unit .......................................................................................... 379
Comparator Internal Reference Structure ........................................................................ 380
PWM Unit Diagram ........................................................................................................ 390
PWM Module Block Diagram .......................................................................................... 391
PWM Count-Down Mode ................................................................................................ 392
PWM Count-Up/Down Mode .......................................................................................... 392
PWM Generation Example In Count-Up/Down Mode ....................................................... 393
PWM Dead-Band Generator ........................................................................................... 393
QEI Block Diagram ........................................................................................................ 426
Quadrature Encoder and Velocity Predivider Operation .................................................... 428
100-Pin LQFP Package Pin Diagram .............................................................................. 443
108-Ball BGA Package Pin Diagram (Top View) ............................................................... 444
Load Conditions ............................................................................................................ 477
I
Hibernation Module Timing ............................................................................................. 480
SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement .............. 481
SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ............................. 481
SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ................................................. 482
JTAG Test Clock Input Timing ......................................................................................... 483
JTAG Test Access Port (TAP) Timing .............................................................................. 483
JTAG TRST Timing ........................................................................................................ 483
100-Pin LQFP Package .................................................................................................. 486
108-Ball BGA Package .................................................................................................. 488
2
C Timing ..................................................................................................................... 479
Preliminary
LM3S1150 Microcontroller
9