LM3S317 Luminary Micro, Inc, LM3S317 Datasheet - Page 206

no-image

LM3S317

Manufacturer Part Number
LM3S317
Description
Lm3s317 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S317-EQN25-C2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S317-EQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S317-IGZ25-C2
Manufacturer:
TI
Quantity:
168
Part Number:
LM3S317-IQN25-C2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S317-IQN25-C2
Manufacturer:
TI
Quantity:
78
Part Number:
LM3S317-IQN25-C2
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
LM3S317-IQN25-C2
Quantity:
17 500
Part Number:
LM3S317-IQN25-C2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Analog-to-Digital Converter (ADC)
206
Reset
Reset
Type
Type
Bit/Field
31:4
ADC Raw Interrupt Status (ADCRIS)
Offset 0x004
3
2
1
0
RO
RO
31
15
0
0
Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004
This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits
may be polled by software to look for interrupt conditions without having to generate controller
interrupts.
RO
RO
30
14
0
0
reserved
Name
INR3
INR2
INR1
INR0
RO
RO
29
13
0
0
RO
RO
28
12
0
0
Type
RO
RO
RO
RO
RO
RO
RO
27
11
0
0
RO
RO
26
10
0
0
reserved
Reset
0
0
0
0
0
RO
RO
25
0
9
0
Preliminary
RO
RO
24
Description
Reserved bits return an indeterminate value, and should
never be changed.
Set by hardware when a sample with its respective
ADCSSCTL3 IE bit has completed conversion. This bit is
cleared by writing a 1 to the ADCISC IN3 bit.
Set by hardware when a sample with its respective
ADCSSCTL2 IE bit has completed conversion. This bit is
cleared by writing a 1 to the ADCISC IN2 bit.
Set by hardware when a sample with its respective
ADCSSCTL1 IE bit has completed conversion. This bit is
cleared by writing a 1 to the ADCISC IN1 bit.
Set by hardware when a sample with its respective
ADCSSCTL0 IE bit has completed conversion. This bit is
cleared by writing a 1 to the ADCISC IN0 bit.
0
8
0
reserved
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
INR3
RO
RO
19
0
3
0
INR2
RO
RO
18
0
2
0
February 6, 2007
INR1
RO
RO
17
0
1
0
INR0
RO
RO
16
0
0
0

Related parts for LM3S317