MT8941BP1 Zarlink Semiconductor, Inc., MT8941BP1 Datasheet - Page 3

• Manufacturer Part Number: MT8941BP1
• Manufacturer: Zarlink Semiconductor, Inc.

Pin Description (continued)
18,
DIP
12
13
14
15
16
17
19
20
21
22
23
24
11
Pin #
PLCC
21,
18,
13
14
15
16
17
19
20
22
23
24
26
27
28
4,
5,
25
EN
Name
Ai, Bi Inputs A and B (TTL compatible) -These are the two inputs of the uncommitted NAND
MS3
CVb
RST
C4o
C4b
C2o
C2o
V
V
NC
CV
Y
DD
SS
C2o
o
Clock 4.096 MHz (Three state output) - This is the inverse of the signal appearing on pin
13 (C4b) at 4.096 MHz and has a rising edge in the frame pulse (F0b) window. The high
impedance state of this output is controlled by ENC4o (pin 9).
Ground (0 Volt)
Clock 4.096 MHz- Bidirectional (TTL compatible input and Totem-pole output) - When
the mode select bit MS3 (pin 17) is HIGH, it provides the 4.096 MHz clock output with the
falling edge in the frame pulse (F0b) window. When pin 17 is LOW, C4b is an input to an
external clock at 4.096 MHz.
Clock 2.048 MHz (Three state output) - This is the divide by two output of C4b (pin 13) and
has a falling edge in the frame pulse (F0b) window. The high impedance state of this output
is controlled by EN
Clock 2.048 MHz (Three state output) - This is the divide by two output of C4b (pin 13) and
has a rising edge in the frame pulse (F0b) window. The high impedance state of this output is
controlled by EN
Enable 2.048 MHz clock (TTL compatible input) - This active high input enables both C2o
and C2o outputs (pins 14 and 15). When LOW, these outputs are in high impedance
condition.
Mode select 3 input (TTL compatible) - This input in conjunction with MS2 (pin 7) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
gate
Output Y (Totem pole output) - Output of the uncommitted NAND gate.
Variable clock Bidirectional (TTL compatible input and Totem-pole output) - When
acting as an output (MS1-LOW) during the NORMAL mode of DPLL #1, this pin provides the
1.544 MHz clock locked to the input frame pulse F0i (pin 5). When MS1 is HIGH, it is an
input to an external clock at 1.544 MHz or 2.048 MHz to provide the internal signal at 8 kHz
to DPLL #2.
Variable clock (Three state output) - This is the inverse output of the signal appearing on
pin 21, the high impedance state of which is controlled by EN
Reset (Schmitt trigger input) - This input (active LOW) puts the MT8941B in its reset state.
To guarantee proper operation, the device must be reset after power-up. The time constant
for a power-up reset circuit (see Figures 9-13) must be a minimum of five times the rise time
of the power supply. In normal operation, the RST pin must be held low for a minimum of
60 nsec to reset the device.
V
No Connection.
DD
.
(+5 V) Power supply.
C2o
C2o
(pin 16).
(pin 16).
Zarlink Semiconductor Inc.
MT8941B
3
Description
CV
(pin 1).
Data Sheet