CA3318 Intersil Corporation, CA3318 Datasheet - Page 4

no-image

CA3318

Manufacturer Part Number
CA3318
Description
CMOS Video Speed/ 8-Bit/ Flash A/D Converter
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CA3318AE
Manufacturer:
HARRIS
Quantity:
86
Part Number:
CA3318CD
Manufacturer:
AMD
Quantity:
11
Part Number:
CA3318CD
Manufacturer:
IDT
Quantity:
220
Part Number:
CA3318CM
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
CA3318E
Manufacturer:
NMB
Quantity:
6 222
Part Number:
CA3318E
Quantity:
200
Electrical Specifications
NOTES:
Timing Waveforms
DIGITAL INPUTS
Low Level Input Voltage, V
High Level Input Voltage, V
Input Leakage Current, I
Input Capacitance, C
DIGITAL OUTPUTS
Output Low (Sink) Current
Output High (Source) Current
Three-State Output Off-State Leakage Current, I
Output Capacitance, C
TIMING CHARACTERISTICS
Auto Balance Time ( 1)
Sample Time ( 2)
Aperture Delay
Aperture Jitter
Data Valid Time, t
Data Hold Time, t
Output Enable Time, t
Output Disable Time, t
POWER SUPPLY CHARACTERISTICS
Device Current (I
1. A full scale sine wave input of greater than f
2. V
3. The clock input is a CMOS inverter with a 50k feedback resistor and may be AC coupled with 1V
4. Parameter not tested, but guaranteed by design or characterization.
CE1, CE2
Phase, CLK
CE1, CE2
Phase, CLK
The -3dB bandwidth for frequency response purposes is greater than 30MHz.
IN
(Full Scale) or V
IF PHASE (PIN 19)
COMPARATOR DATA IS LATCHED
CLOCK (PIN 18)
PHASE IS HIGH
CLOCK IF
DD
PARAMETER
IS LOW
H
D
+ I
I
EN
DIS
O
A
REF
I
) (Excludes I
(Except CLK Input)
OL
IN
+ should not exceed V
At 25
All Reference Points Adjusted, Unless Otherwise Specified (Continued)
SAMPLE
REF
N
2
o
C, V
)
FIGURE 1. INPUT TO OUTPUT TIMING DIAGRAM
DATA
N - 2
AA
OZ
CLOCK
+ = V
BALANCE
AA
Note 4
Note 4
Note 4
Note 4
Note 3
V
V
Note 4
Note 4
Note 4
Continuous Conversion (Note 4)
Auto Balance ( 1)
AUTO
O
O
+ + 1.5V for accuracy.
1
DD
/2 or the specified input bandwidth (whichever is less) may cause an erroneous code.
= 0.4V
= 4.5V
= 5V, V
TEST CONDITIONS
CA3318
REF
SAMPLE
4-12
N + 1
DECODED DATA IS SHIFTED
TO OUTPUT REGISTERS
+ = 6.4V, V
2
DATA
N - 1
BALANCE
t
REF
AUTO
H
1
- = V
t
D
AA
0.7V
0.7V
- = V
MIN
33
25
25
-4
4
-
-
-
-
-
-
-
-
-
-
-
-
-
SAMPLE
DD
AA
N + 2
SS
2
, CLK = 15MHz,
P-P
DATA
TYP
100
N
10
15
50
40
18
18
30
30
0.2
-6
0.2
3
4
-
-
-
-
-
-
minimum source.
0.2V
0.2V
MAX
500
65
60
60
-
-
-
-
-
-
-
-
-
-
-
5
5
DD
AA
UNITS
mA
mA
mA
mA
pF
pF
ns
ns
ns
ps
ns
ns
ns
ns
V
V
V
V
A
A

Related parts for CA3318