CA3318 Intersil Corporation, CA3318 Datasheet - Page 9

• Manufacturer Part Number: CA3318
• Description: CMOS Video Speed/ 8-Bit/ Flash A/D Converter
• Manufacturer: Intersil Corporation

NOTE: Bypass V
cap. Parts noted should have low temperature drift.
1
The
brought out for linearity adjusting or if the user wishes to
create a nonlinear transfer function. The
driven by the reference drivers shown (Figure 12) or by 2-K
pots connected between V
point should be set first by applying an input of 257/512 x
(V
129. Similarly the
129/512 and 385/512 x (V
192 to 193 and 64 to 65. (Note that the points are actually
1
NOTES:
9-Bit Resolution
To obtain 9-bit resolution, two CA3318s can be wired together.
Necessary ingredients include an open-ended ladder net-
work, an overflow indicator, three-state outputs, and chip-
enable controls - all of which are available on the CA3318.
+10V TO 30V
FIGURE 11. TYPICAL VOLTAGE REFERENCE SOURCE FOR
FIGURE 12. TYPICAL
(PIN 22)
/
/
1. All Op Amps =
2. Bypass all reference points to analog ground near A/D with 0.1 F
3. Adjust V
4
4
REF
V
,
Point Trims
REF
ceramic caps.
1
1
/
INPUT
2
/
) and adjusting for an output changing from 128 to
+
4
and
,
1
/
510
REF+
2
3
DRIVING V
LINEARITY (USE FOR MAXIMUM LINEARITY)
CA3085E
/
510
and
4
IOT
IOT
IOT
REF
1K
1K
1K
of full scale +1 LSB.)
first, then
3
1
/
4
+ to analog GND near A/D with 0.1 F ceramic
/
3
4
3
4
/
CA324E.
4
and
1
CW
CW
CW
/
REF
2
7
4
10 F, TAN
points on the reference ladder are
POINT DRIVERS FOR ADJUSTING
1
3
1
+ INPUT
6
/
10
/
3
REF
REF
4
3
2
5
6
9
,
4
3
points can be set with inputs of
8
+
+
+
(NOTE)
-
-
-
/
4
(NOTE)
) and adjusting for counts of
11
+ and V
+10V TO +30V
and
1.5K
+
IOT
5K
1
7
8
1
18
/
4
points.
REF
CW
10
10
10
1
/
-. The
4
points can be
+
4.7 F,
TAN/IOV
1
3
(PIN 23)
1
(PIN 20)
1
(PIN 10)
/
/
/
/
2
4
2
4
V
(PIN 22)
REF
REF
REF
(mid-)
REF
CA3318
+
4-17
The first step for connecting a 9-bit circuit is to totem-pole
the ladder networks, as illustrated in Figure 13. Since the
absolute resistance value of each ladder may vary, external
trim of the mid-reference voltage may be required.
The overflow output of the lower device now becomes the
ninth bit. When it goes high, all counts must come from the
upper device. When it goes low, all counts must come from
the lower device. This is done simply by connecting the lower
overtlow signal to the CE1 control of the lower A/D converter
and the CE2 control of the upper A/D converter. The three-
state outputs of the two devices (bits 1 through 8) are now
connected in parallel to complete the circuitry. The complete
circuit for a 9-bit A/D converter is shown in Figure 13.
Grounding/Bypassing
The analog and digital supply grounds of a system should be
kept separate and only connected at the A/D. This keeps
digital ground noise out of the analog data to be converted.
Reference drivers, input amps, reference taps, and the V
supply should be bypassed at the A/D to the analog side of
the ground. See Figure 15 for a block diagram of this con-
cept. All capacitors shown should be low impedance 0.1 F
ceramics and should be mounted as close to the A/D as pos-
sible. If V
inductor and additional filtering (4.7 F tantalum) may be
used to keep digital noise out of the analog system.
Input Loading
The CA3318 outputs a current pulse to the V
the start of every sample period. This is due to capacitor
charging and switch feedthrough and varies with input volt-
age and sampling rate. The signal source must be capable
of recovering from the pulse before the end of the sample
period to guarantee a valid signal for the A/D to convert.
Suitable high speed amplifiers include the HA-5033,
HA-2542; and CA3450. Figure 16 is an example of an ampli-
fier which recovers fast enough for sampling at 15MHz.
Output Loading
The CMOS digital output stage, although capable of driving
large loads, will reflect these loads into the local ground. It is
recommended that a local QMOS buffer such as
CD74HC541 E be used to isolate capacitive loads.
Definitions
Dynamic Performance Definitions
Fast Fourier Transform (FFT) techniques are used to evaluate
the dynamic performance of the converter. A low distortion sine
wave is applied to the input, it is sampled, and the output is
stored in RAM. The data is then transformed into the frequency
domain with a 4096 point FFT and analyzed to evaluate the
dynamic performance of the A/D. The sine wave input to the
part is -0.5dB down from fullscale for all these tests.
Signal-to-Noise (SNR)
SNR is the measured RMS signal to RMS noise at a
specified input and sampling frequency. The noise is the
RMS sum of all of the spectral components except the
fundamental and the first five harmonics.
AA
+ is derived from V
DD
, a small (10
lN
terminal at
resistor or
AA