CS8406-IS Cirrus Logic, CS8406-IS Datasheet - Page 25

• Manufacturer Part Number: CS8406-IS
• Description: 192 KHZ DIGITAL AUDIO INTERFACE TRANSMITTER
• Manufacturer: Cirrus Logic

8.4
This register configures the clock sources of various blocks. In conjunction with the Data Flow Control register, var-
ious Receiver/Transmitter/Transceiver modes may be selected.
8.5
DS580F1
SIMS
7
0
7
Clock Source Control (04h)
Serial Audio Input Port Data Format (05h)
RUN - Controls the internal clocks, allowing the CS8406 to be placed in a “powered down” low
current consumption, state.
CLK1:0 - Output master clock (OMCK) input frequency to output sample rate (Fs) ratio selector.
If these bits are changed during normal operation, then always stop the CS8406 first (RUN = 0),
write the new value, then start the CS8406 (RUN = 1).
SIMS - Master/Slave Mode Selector
SISF - ISCLK frequency (for master mode)
SIRES1:0 - Resolution of the input data, for right-justified formats
Default = ‘0’
0 - Internal clocks are stopped. Internal state machines are reset. The fully static
1 - Normal part operation. This bit must be set to 1 to allow the CS8406 to begin operation.
Default = ‘00’
00 - OMCK frequency is 256*Fs
01 - OMCK frequency is 384*Fs
10 - OMCK frequency is 512*Fs
11 - OMCK frequency is 128*Fs
Default = ‘0’
0 - Serial audio input port is in slave mode
1 - Serial audio input port is in master mode
Default = ‘0’
0 - 64*Fs
1 - 128*Fs
Default = ‘00’
00 - 24-bit resolution
01 - 20-bit resolution
10 - 16-bit resolution
11 - Reserved
control port registers are operational, allowing registers to be read or changed. Reading and
writing the U and C data buffers is not possible. Power consumption is low.
All input clocks should be stable in frequency and phase when RUN is set to 1.
SISF
RUN
6
6
SIRES1
CLK1
5
5
SIRES0
CLK0
4
4
SIJUST
3
0
3
SIDEL
2
0
2
SISPOL
1
1
0
CS8406
SILRPOL
0
0
0
25