ST5090 ST Microelectronics, ST5090 Datasheet - Page 20

no-image

ST5090

Manufacturer Part Number
ST5090
Description
LOW VOLTAGE 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-END
Manufacturer
ST Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST5090
Manufacturer:
ST
0
Part Number:
ST5090AD
Manufacturer:
ST
0
Part Number:
ST5090ADTR
Manufacturer:
ST
Quantity:
5 510
Part Number:
ST5090ADTR
Manufacturer:
DALLAS
Quantity:
5 510
Part Number:
ST5090ADTR
Manufacturer:
ST
0
Part Number:
ST5090ADTR2
Manufacturer:
ST
0
Part Number:
ST5090ADTR3
Manufacturer:
ST
0
Part Number:
ST5090ADTR3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST5090ADTR5
Manufacturer:
ST
Quantity:
1 831
Part Number:
ST5090ADTR5
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST5090T02
Manufacturer:
YAMAHA
Quantity:
9
Part Number:
ST5090TQ5
Manufacturer:
ST
Quantity:
282
ST5090
SERIAL CONTROL PORT TIMING
Note 5:
ELECTRICAL CHARACTERISTICS (unless otherwise specified, V
to 85 C ; typical characteristic are specified at V
DIGITAL INTERFACES
A.C. TESTING INPUT, OUTPUT WAVEFORM
20/29
Symbol
Symbol
f
t
t
t
t
t
t
t
t
CCLK
t
t
t
V
V
WCH
V
WCL
t
t
HCS
SSC
SDC
HCD
DCD
DSD
DDZ
HSC
SCS
V
I
I
I
RC
FC
OZ
IH
OH
OL
IL
IH
IL
0.8VCC
0.2VCC
INTPUT/OUTPUT
A signal is valid if it is above V
For the purpoes of this specification the following conditions apply:
a) All input signal are defined as: V
b) Delay times are measured from the inputs signal valid to the output signal valid.
c) Setup times are measured from the data input valid to the clock input invalid.
d) Hold times are measured from the clock signal valid to the data input invalid.
Frequency of CCLK
Period of CCLK high
Period of CCLK low
Rise Time of CCLK
Fall Time of CCLK
Hold Time, CCLK high to CS– low
Setup Time, CS– low to CCLK high
Setup Time, CI valid to CCLK high
Hold Time, CCLK high to CI invalid
Delay Time, CCLK low to CO
data valid
Delay Time, CS–low to CO data
valid
Delay Time CS–high or 8th CCLK
low to CO high impedance
whichever comes first
Hold Time, 8th CCLK high to
CS– high
Setup Time, CS– high to CCLK high
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Input Low Current
Input High Current
Output Current in High
impedance (Tri-state)
Parameter
Parameter
0.7VCC
0.3VCC
TEST POINTS
IH
or below V
IL
= 0.2V
IL
0.7VCC
0.3VCC
CC
CC
Measured from V
Measured from V
Measured from V
Measured from V
Load = 100 pF
All digital inputs
All digital inputs
All digital outputs, I
All digital outputs, I
All digital outputs, I
All digital outputs, I
Any digital input,
GND < V
Any digital input,
V
D
and invalid if it is between V
IH
X
, V
= 3.3V, T
and CO
< V
IH
= 0.8V
IN
Test Condition
Test Condition
D93TL077
IN
< V
CC
< V
CC
A
, t
IL
R
= 25 C ; all signals are referenced to GND)
< 10ns, t
IH
IL
IL
IH
L
L
L
L
= 10 A
= 2mA
= 10 A
= 2mA
to V
to V
to V
to V
AC Testing: inputs are driven at 0.8V
a logic ”1”and 0.2VCC for a logic ”0 ”.
Timing measurements are made at 0.7V
for a logic ”1”and 0.3V
CC
IL
IH
IH
IL
F
IL
< 10ns.
= 3.3V + 10% or 5V 10%, T
and V
DC
AC
DC
AC
IH
.
V
V
0.7V
0.8V
Min.
Min.
CC
CC
160
160
100
100
-10
-10
-10
10
10
50
50
50
-0.1
-0.4
CC
CC
Typ.
Typ.
CC
for a logic ”0”.
0.3V
0.2V
2.048
Max.
Max.
0.1
0.4
50
50
50
80
80
10
10
10
CC
CC
A
= –-30 C
CC
Unit
MHz
Unit
for
CC
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V
V
V
V
V
V
V
V
A
A
A

Related parts for ST5090