TS80C51RA2 Atmel Corporation, TS80C51RA2 Datasheet - Page 37

no-image

TS80C51RA2

Manufacturer Part Number
TS80C51RA2
Description
High Performance 8-bit Microcontroller
Manufacturer
Atmel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS80C51RA2-LCB
Manufacturer:
TEMIC
Quantity:
114
Part Number:
TS80C51RA2-LCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS80C51RA2-LCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS80C51RA2-LIB
Manufacturer:
TEMIC
Quantity:
5
Part Number:
TS80C51RA2-LIB
Quantity:
18
Part Number:
TS80C51RA2-LIB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS80C51RA2-MCB
Manufacturer:
CY
Quantity:
1 590
Part Number:
TS80C51RA2-MCB
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS80C51RA2-MCE
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS80C51RA2-VCB
Manufacturer:
TEMIC
Quantity:
19
4188A–8051–10/02
Reset Value = 0000 0000b
Bit addressable
Number
Bit
7
6
5
4
3
2
1
0
Mnemonic
SM0
SM1
SM2
REN
RB8
TB8
Bit
FE
RI
TI
Description
Framing Error bit (SMOD0=1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
Serial port Mode bit 1
SM0 SM1
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and
eventually mode 1. This bit should be cleared in mode 0.
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of
the stop bit in the other modes.
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 14. and
Figure 15. in the other modes.
0
0
1
1
0
1
0
1
Mode Description
0
1
2
3
Shift Register F
8-bit UART
9-bit UART
9-bit UART
Baud Rate
Variable
F
Variable
XTAL
XTAL
/12 (/6 in X2 mode)
/64 or F
XTAL
TS8xC51Rx2
/32 (/32, /16 in X2 mode)
37

Related parts for TS80C51RA2