LTC2262-14 Linear Dimensions Semiconductor, LTC2262-14 Datasheet

no-image

LTC2262-14

Manufacturer Part Number
LTC2262-14
Description
150Msps Ultralow Power 1.8V ADC
Manufacturer
Linear Dimensions Semiconductor
Datasheet
www.datasheet4u.com
FEATURES
APPLICATIONS
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
TYPICAL APPLICATION
ANALOG
150MHz
CLOCK
INPUT
72.8dB SNR
88dB SFDR
Low Power: 149mW
Single 1.8V Supply
CMOS, DDR CMOS or DDR LVDS Outputs
Selectable Input Ranges: 1V
800MHz Full-Power Bandwidth S/H
Optional Data Output Randomizer
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Serial SPI Port for Confi guration
Pin Compatible 14-Bit and 12-Bit Versions
40-Pin (6mm × 6mm) QFN Package
Communications
Cellular Base Stations
Software Defi ned Radios
Portable Medical Imaging
Multi-Channel Data Acquisition
Nondestructive Testing
+
CLOCK/DUTY
INPUT
CONTROL
S/H
CYCLE
PIPELINED
ADC CORE
14-BIT
P-P
1.8V
to 2V
V
DD
GND
CORRECTION
P-P
LOGIC
DRIVERS
OUTPUT
226214 TA01a
DESCRIPTION
The LTC
signed for digitizing high frequency, wide dynamic range
signals. The LTC2262-14 is perfect for demanding commu-
nications applications with AC performance that includes
72.8dB SNR and 88dB spurious free dynamic range (SFDR).
Ultralow jitter of 0.17ps
frequencies with excellent noise performance.
DC specs include ±1LSB INL (typical), ±0.3LSB DNL (typi-
cal) and no missing codes over temperature. The transition
noise is a low 1.2LSB
The digital outputs can be either full rate CMOS, double
data rate CMOS, or double data rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
The ENC
or single ended with a sine wave, PECL, LVDS, TTL or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Ultralow Power 1.8V ADC
TO 1.8V
D13
D0
1.2V
®
Electrical Specifications Subject to Change
+
OV
OGND
2262-14 is a sampling 14-bit A/D converter de-
CMOS
OR
LVDS
DD
and ENC
inputs may be driven differentially
RMS
–100
–110
–120
2-Tone FFT, f
–50
–60
–70
–80
–90
–10
–20
–30
–40
0
RMS
14-Bit, 150Msps
0
.
10
allows undersampling of IF
20
LTC2262-14
FREQUENCY (MHz)
IN
30
= 68MHz and 69MHz
40
50
60
226214 TA01b
70
226214p
1

Related parts for LTC2262-14

LTC2262-14 Summary of contents

Page 1

... CLOCK Ultralow Power 1.8V ADC DESCRIPTION The LTC signed for digitizing high frequency, wide dynamic range signals. The LTC2262-14 is perfect for demanding commu- nications applications with AC performance that includes 72.8dB SNR and 88dB spurious free dynamic range (SFDR Ultralow jitter of 0.17ps ...

Page 2

... LTC2262-14 ABSOLUTE MAXIMUM RATINGS Supply Voltages ( ....................... –0. Analog Input Voltage ( PAR/SER, SENSE) (Note 3) ...........–0. www.datasheet4u.com + Digital Input Voltage (ENC , ENC SDI, SCK) (Note 4) .................................... –0.3V to 3.9V SDO (Note 4) ............................................ –0.3V to 3.9V PIN CONFIGURATIONS FULL-RATE CMOS OUTPUT MODE TOP VIEW ...

Page 3

... Differential Analog Input (Note Per Pin, 150Msps + – 0 < < Encode < PAR/SER < 0.625 < SENSE < 1.3V Figure 6 Test Circuit LTC2262-14 TEMPERATURE RANGE 0°C to 70°C –40°C to 85°C MIN TYP MAX –3.75 ±1 3.75 l –0.9 ±0.3 0.9 l – ...

Page 4

... LTC2262-14 DYNAMIC ACCURACY otherwise specifi cations are 25° SYMBOL PARAMETER SNR Signal-to-Noise Ratio www.datasheet4u.com SFDR Spurious Free Dynamic Range 2nd or 3rd Harmonic Spurious Free Dynamic Range 4th Harmonic or Higher S/(N+D) Signal-to-Noise Plus Distortion Ratio INTERNAL REFERENCE CHARACTERISTICS full operating temperature range, otherwise specifi ...

Page 5

... A CONDITIONS (Note 10) (Note 10) DC Input Sine Wave Input Sine Wave Input, OV =1. Input Sine Wave Input, OV =1.2V DD LTC2262-14 MIN TYP MAX l 1.3 l 0.6 l – 200 l –10 ...

Page 6

... LTC2262-14 POWER REQUIREMENTS range, otherwise specifi cations are at T SYMBOL PARAMETER LVDS Output Mode www.datasheet4u.com V Analog Supply Voltage DD OV Output Supply Voltage DD I Analog Supply Current VDD I Digital Supply Current OVDD (0V = 1.8V Power Dissipation DISS All Output Modes P Sleep Mode Power ...

Page 7

... Note 10: Recommended operating conditions. Full-Rate CMOS Output Mode Timing All Outputs are Single-Ended and Have CMOS Levels – – – LTC2262-14 MIN TYP MAX 250 125 = ...

Page 8

... LTC2262-14 TIMING DIAGRAMS www.datasheet4u.com ANALOG INPUT – ENC + ENC D0_1 • • • D12_13 OF + CLKOUT – CLKOUT ANALOG INPUT – ENC + ENC + D0_1 – D0_1 • • • + D12_13 – D12_13 + OF – CLKOUT – CLKOUT 8 Double Data Rate CMOS Output Mode Timing ...

Page 9

... OUTPUT CODE 226214 G01 LTC2262-14 t SCK LTC2262-14: 8k Point FFT, f –1dBFS, 150Msps 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 12288 16384 FREQUENCY (MHz) 226214 G02 ...

Page 10

... INPUT LEVEL (dBFS) 226214 G10 = 70MHz LTC2262-14: 8k Point FFT –1dBFS, 150Msps 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 60 70 ...

Page 11

... When SCK is low, the full-rate CMOS output mode is enabled. When SCK is high, the double data rate LVDS output mode (with 3.5mA output current) is enabled. SCK can be driven with 1.8V to 3.3V logic. LTC2262-14 LTC2262-14: SNR vs Sample Rate and Digital Output Mode, 30MHz Sine Wave Input, –1dB 73 72 ...

Page 12

... LTC2262-14 PIN FUNCTIONS SDI (Pin 15): In serial programming mode, (PAR/SER = 0V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge www.datasheet4u.com of SCK. In the parallel programming mode (PAR/SER = V ), SDI can be used to power down the part. When SDI DD is low, the part operates normally ...

Page 13

... INTERNAL CLOCK SIGNALS DIFF CLOCK/DUTY REF CYCLE AMP CONTROL REFH REFL 0.1μF + – PAR/SER ENC ENC 2.2μF 0.1μF 0.1μF Figure 1. Functional Block Diagram LTC2262- The phase FIFTH PIPELINED ADC STAGE GND SHIFT REGISTER AND CORRECTION D13 • MODE • OUTPUT CONTROL • ...

Page 14

... LTC2262-14 APPLICATIONS INFORMATION CONVERTER OPERATION The LTC2262- low power 14-bit 150Msps A/D www.datasheet4u.com converter that is powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially, or single ended for lower power consumption. The digital outputs can be CMOS, ...

Page 15

... Input Frequencies Above 270MHz LTC2262-14 50Ω 0.1μ 0.1μF 25Ω 1.8pF 25Ω – 50Ω 0.1μF 0.1μF 2.7nH + A IN LTC2262-14 0.1μF 25Ω T1 0.1μF 25Ω 2.7nH – T1: MA/COM ETC1-1-13 RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE LTC2262-14 226214 F05 226214 F06 226214p 15 ...

Page 16

... LTC2262-14 APPLICATIONS INFORMATION Reference The LTC2262-14 has an internal 1.25V voltage reference. www.datasheet4u.com For a 2V input range using the internal reference, connect SENSE For a 1V input range using the external DD reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9 ...

Page 17

... V (up to 3.6V should have fast 0.1μF + ENC T1 1:4 100Ω 100Ω – ENC 0.1μF Figure 12. Sinusoidal Encode Drive 0.1μF + ENC PECL OR LTC2262-14 LVDS CLOCK 0.1μF – ENC 226214 F13 Figure 13. PECL or LVDS Encode Drive + threshold LTC2262-14 226214 F12 226214p 17 ...

Page 18

... DIGITAL OUTPUTS Digital Output Modes The LTC2262-14 can operate in three digital output modes: full rate CMOS, double data rate CMOS (to halve the number of output lines), or double data rate LVDS (to reduce digital noise in the system). The output mode is set by mode control register A3 (serial programming mode SCK (parallel programming mode) ...

Page 19

... CLKOUT signal may need to be phase shifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing. The LTC2262-14 can also phase shift the CLKOUT – CLKOUT signals by serially programming mode con- trol register A2. The output clock can be shifted by 0° ...

Page 20

... Recovering from nap CLKOUT OF D13/D0 D12/D0 • • • D2/D0 D1/D0 D0 226214 F15 PC BOARD FPGA CLKOUT OF D13/D0 D13 D12/D0 LTC2262-14 D12 • • D2/D0 • D2 D1/ 226214 F16 Figure 16. Unrandomizing a Randomized Digital Output Signal , REF 226214p ...

Page 21

... Nap mode is enabled by mode control register A1 in the serial programming mode. DEVICE PROGRAMMING MODES The operating modes of the LTC2262-14 can be pro- grammed by either a parallel interface or a simple serial interface. The serial interface has more fl exibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes ...

Page 22

... Ground fi ll and grounded vias should be used as barriers to isolate these signals from each other. HEAT TRANSFER Most of the heat generated by the LTC2262-14 is transferred REF from the die through the bottom-side exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board ...

Page 23

... Two’s Complement Data Format Note: ABP = 1 Forces the Output Format to be Offset Binary ILVDS1 ILVDS0 TERMON Digital Output Mode Control Bits OUTTEST2 OUTTEST1 OUTTEST0 Digital Output Test Pattern Bits LTC2262- OUTOFF OUTMODE1 OUTMODE0 ABP RAND TWOSCOMP 23 226214p ...

Page 24

... LTC2262-14 TYPICAL APPLICATIONS www.datasheet4u.com T2 MABAES0060 R9 10Ω • • ANALOG INPUT R10 10Ω R15 100Ω C12 C13 0.1μF 1μF 24 LTC2262 Evaluation Board Schematic SENSE R39 33.2Ω 1% R14 C51 1k 4.7pF R40 33.2Ω 1% C17 1μF C19 0.1μ SENSE V DD R27 10Ω ...

Page 25

... TYPICAL APPLICATIONS Silkscreen Top www.datasheet4u.com Inner Layer 2 GND 226214 TA03 226214 TA04 LTC2262-14 Top Side 226214 TA04 Inner Layer 3 226214 TA06 226214p 25 ...

Page 26

... LTC2262-14 TYPICAL APPLICATIONS Inner Layer 4 www.datasheet4u.com 26 226214 TA07 Bottom Side 226214 TA09 Inner Layer 5 Power 226214 TA08 226214p ...

Page 27

... LTC DWG # 05-08-1728 Rev Ø) 0.70 ±0.05 6.50 ±0.05 5.10 ±0.05 4.50 ±0.05 (4 SIDES) PACKAGE OUTLINE 0.25 ±0.05 0.50 BSC 0.75 ± 0. 0.10 TYP 4.50 REF (4-SIDES) 0.200 REF 0.00 – 0.05 LTC2262- 0.115 TYP 39 40 0.40 ± 0. PIN 1 NOTCH R = 0.45 OR 0.35 45° CHAMFER 4.42 ±0.10 4.42 ±0.10 (UJ40) QFN REV Ø 0406 0.25 ± 0.05 0.50 BSC BOTTOM VIEW— ...

Page 28

... LTC2262-14 RELATED PARTS PART NUMBER DESCRIPTION LTC1993-2 High Speed Differential Op Amp www.datasheet4u.com LTC1994 Low Noise, Low Distortion Fully Differential Input/ Output Amplifi er/Driver LTC2215 16-Bit, 65Msps, Low Noise ADC LTC2216 16-Bit, 80Msps, Low Noise ADC LTC2217 16-Bit, 105Msps, Low Noise ADC LTC2202 16-Bit, 10Msps, 3 ...

Related keywords