SC16C554DB NXP Semiconductors, SC16C554DB Datasheet

no-image

SC16C554DB

Manufacturer Part Number
SC16C554DB
Description
5 V 3.3 V and 2.5 V quad UART - 5 Mbit/s (max.) with 16-byte FIFOs
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C554DB
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C554DBIA68
Manufacturer:
NXP
Quantity:
116
Part Number:
SC16C554DBIA68
Manufacturer:
NXP
Quantity:
3 332
Part Number:
SC16C554DBIA68
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SC16C554DBIA68,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C554DBIB64
Manufacturer:
NXP
Quantity:
595
Part Number:
SC16C554DBIB64
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC16C554DBIB64,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C554DBIB64,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C554DBIB64,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
1. General description
2. Features
The SC16C554B/554DB is a 4-channel Universal Asynchronous Receiver and
Transmitter (QUART) used for serial data communications. Its principal function is to
convert parallel data into serial data and vice versa. The UART can handle serial data
rates up to 5 Mbit/s. It comes with an Intel
The SC16C554B/554DB is pin compatible with the ST16C554 and TL16C554 and it will
power-up to be functionally equivalent to the 16C454. Programming of control registers
enables the added features of the SC16C554B/554DB. Some of these added features are
the 16-byte receive and transmit FIFOs, four receive trigger levels. The
SC16C554B/554DB also provides DMA mode data transfers through FIFO trigger levels
and the TXRDY and RXRDY signals. On-board status registers provide the user with error
indications, operational status, and modem interface control. System interrupts may be
tailored to meet user requirements. An internal loop-back capability allows on-board
diagnostics.
The SC16C554B/554DB operates at 5 V, 3.3 V and 2.5 V, and the industrial temperature
range, and is available in plastic PLCC68, LQFP64, and LQFP80 packages.
SC16C554B/554DB
5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte
FIFOs
Rev. 01 — 9 February 2005
4 channel UART
5 V, 3.3 V and 2.5 V operation
Industrial temperature range ( 40 C to +85 C)
The SC16C554B is pin and software compatible with the industry-standard
ST16C454/554, ST68C454/554, ST16C554, TL16C554
The SC16C554DB is pin and software compatible with ST16C554D, and software
compatible with ST16C454/554, ST16C554, TL16C554
Up to 5 Mbit/s data rate at 5 V and 3.3 V, and 3 Mbit/s at 2.5 V
5 V tolerant inputs
16-byte transmit FIFO
16-byte receive FIFO with error flags
Programmable auto-RTS and auto-CTS
Automatic hardware flow control (RTS/CTS)
Software selectable Baud Rate Generator
Four selectable Receive FIFO interrupt trigger levels
Standard modem interface
In auto-CTS mode, CTS controls transmitter
In auto-RTS mode, RxFIFO contents and threshold control RTS
®
or Motorola
®
interface.
Product data sheet
www.DataSheet4U.com

Related parts for SC16C554DB

SC16C554DB Summary of contents

Page 1

... Industrial temperature range ( +85 C) The SC16C554B is pin and software compatible with the industry-standard ST16C454/554, ST68C454/554, ST16C554, TL16C554 The SC16C554DB is pin and software compatible with ST16C554D, and software compatible with ST16C454/554, ST16C554, TL16C554 Mbit/s data rate and 3.3 V, and 3 Mbit/s at 2.5 V ...

Page 2

... Prioritized interrupt system controls Modem control functions (CTS, RTS, DSR, DTR, RI, CD). 3. Ordering information Table 1: Ordering information Type number Package Name SC16C554DBIA68 PLCC68 SC16C554DBIB64 LQFP64 SC16C554BIB64 LQFP64 SC16C554BIB80 LQFP80 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs 1 ...

Page 3

Philips Semiconductors 4. Block diagram SC16C554B/554DB DATA BUS IOR AND IOW CONTROL RESET LOGIC REGISTER SELECT CSA to CSD LOGIC 16/68 INTA to INTD TXRDY RXRDY INTERRUPT CONTROL LOGIC INTSEL Fig 1. Block diagram ...

Page 4

Philips Semiconductors SC16C554B/554DB DATA BUS AND R/W CONTROL RESET LOGIC REGISTER SELECT CS LOGIC 16/68 IRQ INTERRUPT TXRDY CONTROL RXRDY LOGIC Fig 2. Block diagram of SC16C554B/554DB (68 mode) 9397 750 13133 Product data ...

Page 5

... Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs DSRA 10 11 CTSA 12 DTRA RTSA 14 15 INTA CSA 16 TXA 17 SC16C554DBIA68 18 IOW 16 mode 19 TXB CSB 20 INTB 21 22 RTSB GND 23 DTRB 24 25 CTSB 26 DSRB Rev. 01 — 9 February 2005 SC16C554B/554DB www ...

Page 6

... Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs DSRA 10 11 CTSA DTRA RTSA 14 15 IRQ CS 16 TXA 17 SC16C554DBIA68 18 R/W 68 mode TXB n.c. 22 RTSB GND 23 DTRB 24 25 CTSB DSRB 26 Rev. 01 — 9 February 2005 SC16C554B/554DB www ...

Page 7

... Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs 1 DSRA CTSA 2 DTRA RTSA 5 INTA 6 7 CSA 8 TXA SC16C554BIB64 IOW 9 SC16C554DBIB64 TXB 10 11 CSB INTB 12 RTSB 13 14 GND 15 DTRB CTSB 16 Rev. 01 — 9 February 2005 SC16C554B/554DB www.DataSheet4U.com 48 DSRD 47 CTSD ...

Page 8

Philips Semiconductors 5.1.3 LQFP80 n.c. CDD RID RXD V CC INTSEL n. GND RXA RIA CDA n.c. Fig 6. Pin configuration for LQFP80 9397 750 13133 Product data sheet 5 V, 3.3 ...

Page 9

Philips Semiconductors 5.2 Pin description Table 2: Pin description Pin Symbol PLCC68 LQFP64 LQFP80 16/ A3 CDA, CDB, 9, 27, 64, 18, CDC, CDD 43, ...

Page 10

... MCR[3] is set to a logic 1 to enable the 3-state outputs. This pin is disabled in the 68 mode. Due to pin limitations on the 64-pin packages, this pin is not available. To cover this limitation, the SC16C554DBIB64 version operates in the continuous interrupt enable mode by bonding this pin to V SC16C554BIB64 operates with MCR[3] control by bonding this pin to GND ...

Page 11

Philips Semiconductors Table 2: Pin description …continued Pin Symbol PLCC68 LQFP64 LQFP80 IOW 18 9 IRQ 15 - n.c. 21, 49, - 52, 54, 55, 65 RESET 37 27 (RESET) RIA, RIB, 8, 28, 63, 19, RIC, RID 42, 62 ...

Page 12

Philips Semiconductors Table 2: Pin description …continued Pin Symbol PLCC68 LQFP64 LQFP80 RXA, RXB, 7, 29, 62, 20, RXC, RXD 41, 63 29, 51 RXRDY 38 - TXA, TXB, 17, 19, 8, 10, TXC, TXD 51, 53 39, 41 TXRDY ...

Page 13

... In the 16 mode, INTSEL and MCR[3] can be configured to provide a software controlled or continuous interrupt capability. Due to pin limitations of the 64-pin package, this feature is offered by two different LQFP64 packages. The SC16C554DB operates in the continuous interrupt enable mode by bonding INTSEL bonding INTSEL to GND internally. ...

Page 14

Philips Semiconductors 6.1 Interface options Two user interface modes are selectable for the PLCC68 package. These interface modes are designated as the ‘16 mode’ and the ‘68 mode’. This nomenclature corresponds to the early 16C454/554 and 68C454/554 package interfaces respectively. ...

Page 15

Philips Semiconductors 6.2 Internal registers The SC16C554B/554DB provides 12 internal registers for monitoring and control. These registers are shown in (THR/RHR), interrupt status and control registers (IER/ISR), a FIFO control register (FCR), line status and control registers (LCR/LSR), modem status ...

Page 16

Philips Semiconductors 6.4 Autoflow control (see Autoflow control is comprised of auto-CTS and auto-RTS. With auto-CTS, the CTS input must be active before the transmitter FIFO can emit data. With auto-RTS, RTS becomes active when the receiver needs more data ...

Page 17

Philips Semiconductors 6.4.3 Enabling autoflow control and auto-CTS Autoflow control is enabled by setting MCR[5] and MCR[1]. Table 7: MCR[ 6.4.4 Auto-CTS and auto-RTS functional timing Start bits CTS (1) When CTS is ...

Page 18

Philips Semiconductors RX byte 14 RTS IOR (RD RBR) (1) RTS is de-asserted when the receiver receives the first data bit of the sixteenth byte. The receive FIFO is full after finishing the sixteenth byte. (2) RTS is asserted again ...

Page 19

Philips Semiconductors A single baud rate generator is provided for the transmitter and receiver, allowing independent TX/RX channel control. The programmable Baud Rate Generator is capable of accepting an input clock MHz (for 3.3 V and 5 ...

Page 20

Philips Semiconductors 6.7 DMA operation The SC16C554B/554DB FIFO trigger level provides additional flexibility to the user for block mode operation. LSR[5:6] provide an indication when the transmitter is empty or has an empty location(s). The user can optionally operate the ...

Page 21

Philips Semiconductors SC16C554B/554DB DATA BUS IOR AND IOW CONTROL RESET LOGIC REGISTER SELECT CSA to CSD LOGIC INTA to INTD INTERRUPT TXRDY CONTROL RXRDY LOGIC Fig 12. Internal loop-back mode diagram (16 mode) 9397 ...

Page 22

Philips Semiconductors SC16C554B/554DB DATA BUS R/W AND RESET CONTROL LOGIC REGISTER SELECT CS LOGIC 16/68 IRQ INTERRUPT TXRDY CONTROL RXRDY LOGIC Fig 13. Internal loop-back mode diagram (68 mode) 9397 750 13133 Product data ...

Page 23

Philips Semiconductors 7. Register descriptions Table 9 details the assigned bit functions for the SC16C554B/554DB internal registers. The assigned bit functions are more fully defined in Table 9: SC16C554B/554DB internal registers [ Register Default [2] General Register ...

Page 24

Philips Semiconductors 7.1 Transmit (THR) and Receive (RHR) Holding Registers The serial transmitter section consists of an 8-bit Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the THR is provided in the Line Status Register (LSR). ...

Page 25

Philips Semiconductors 7.2.1 IER versus Receive FIFO interrupt mode operation When the receive FIFO (FCR[0] = logic 1), and receive interrupts (IER[0] = logic 1) are enabled, the receive interrupts and register status will reflect the following: • The receive ...

Page 26

Philips Semiconductors 7.3.2 FIFO mode Table 11: Bit Symbol 7:6 FCR[7:6] 5:4 FCR[5:4] 3 FCR[3] 2 FCR[2] 1 FCR[1] 0 FCR[0] 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with ...

Page 27

Philips Semiconductors Table 12: FCR[ 7.4 Interrupt Status Register (ISR) The SC16C554B/554DB provides four levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with four interrupt status bits. ...

Page 28

Philips Semiconductors 7.5 Line Control Register (LCR) The Line Control Register is used to specify the asynchronous data communication format. The word length, the number of stop bits, and the parity are selected by writing the appropriate bits in this ...

Page 29

Philips Semiconductors Table 16: LCR[ Table 17: LCR[ Table 18: LCR[ 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s ...

Page 30

Philips Semiconductors 7.6 Modem Control Register (MCR) This register controls the interface with the modem or a peripheral device. Table 19: Bit 7 9397 750 13133 Product data sheet 5 V, 3.3 V and ...

Page 31

Philips Semiconductors 7.7 Line Status Register (LSR) This register provides the status of data transfers between the SC16C554B/554DB and the CPU. Table 20: Bit Symbol 7 LSR[7] 6 LSR[6] 5 LSR[5] 4 LSR[4] 3 LSR[3] 2 LSR[2] 1 LSR[1] 9397 ...

Page 32

Philips Semiconductors Table 20: Bit Symbol 0 LSR[0] 7.8 Modem Status Register (MSR) This register provides the current state of the control interface signals from the modem, or other peripheral device to which the SC16C554B/554DB is connected. Four bits of ...

Page 33

Philips Semiconductors Table 21: Bit Symbol 1 MSR[1] 0 MSR[0] [1] Whenever any MSR[3:0] is set to logic 1, a Modem Status Interrupt will be generated. 7.9 Scratchpad Register (SPR) The SC16C554B/554DB provides a temporary data register to store 8 ...

Page 34

Philips Semiconductors 8. Limiting values Table 24: In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol amb T stg P tot(pack) 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 ...

Page 35

Philips Semiconductors 9. Static characteristics Table 25: Static characteristics + 2 5.0 V amb CC Symbol Parameter V LOW-level clock input IL(CK) voltage V HIGH-level clock input IH(CK) ...

Page 36

Philips Semiconductors 10. Dynamic characteristics Table 26: Dynamic characteristics + 2 5.0 V amb CC Symbol Parameter clock pulse duration oscillator/clock frequency ...

Page 37

Philips Semiconductors Table 26: Dynamic characteristics + 2 5.0 V amb CC Symbol Parameter t delay from start to reset 28d TXRDY t address setup time 30s t ...

Page 38

Philips Semiconductors 30s CS t 32s R Fig 15. General write timing in 68 mode 13d IOW Fig 16. General write timing in ...

Page 39

Philips Semiconductors IOR Fig 17. General read timing in 16 mode active IOW RTS change of state DTR CD CTS DSR INT IOR RI Fig 18. Modem input/output timing ...

Page 40

Philips Semiconductors EXTERNAL CLOCK ------- XTAL t 3w Fig 19. External clock timing RX INT IOR Fig 20. Receive timing 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s ...

Page 41

Philips Semiconductors RX RXRDY IOR Fig 21. Receive ready timing in non-FIFO mode RX RXRDY IOR Fig 22. Receive ready timing in FIFO mode 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 ...

Page 42

Philips Semiconductors TX INT active IOW Fig 23. Transmit timing TX IOW active byte #1 t 27d TXRDY Fig 24. Transmit ready timing in non-FIFO mode 9397 750 13133 Product data sheet 5 V, 3.3 V and ...

Page 43

Philips Semiconductors TX IOW active byte #16 TXRDY Fig 25. Transmit ready timing in FIFO mode (DMA mode ‘1’) 9397 750 13133 Product data sheet 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) ...

Page 44

Philips Semiconductors 11. Package outline PLCC68: plastic leaded chip carrier; 68 leads pin 1 index DIMENSIONS (mm dimensions are derived from the original inch dimensions) A ...

Page 45

Philips Semiconductors LQFP64: plastic low profile quad flat package; 64 leads; body 1 pin 1 index DIMENSIONS (mm are the original dimensions) A UNIT ...

Page 46

Philips Semiconductors LQFP80: plastic low profile quad flat package; 80 leads; body 1 pin 1 index DIMENSIONS (mm are the original dimensions) A UNIT ...

Page 47

Philips Semiconductors 12. Soldering 12.1 Introduction to soldering surface mount packages This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages ...

Page 48

Philips Semiconductors – smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves at the downstream end. • For packages with leads on four sides, ...

Page 49

Philips Semiconductors [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, ...

Page 50

Philips Semiconductors 15. Data sheet status [1] Level Data sheet status Product status I Objective data Development II Preliminary data Qualification III Product data Production [1] Please consult the most recently issued data sheet before initiating or completing a design. ...

Page 51

Philips Semiconductors 20. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...

Related keywords