cef830g Hope Microelectronics co., Ltd, cef830g Datasheet - Page 45

no-image

cef830g

Manufacturer Part Number
cef830g
Description
Rf42/43 Ism Transmitter
Manufacturer
Hope Microelectronics co., Ltd
Datasheet
7.7. GPIO Configuration
Three general purpose IOs (GPIOs) are available. Numerous functions such as specific interrupts, TRSW control,
Microcontroller Output, etc. can be routed to the GPIO pins as shown in the tables below. When in Shutdown mode
all the GPIO pads are pulled low.
Note:
current consumption.
The GPIO settings for GPIO1 and GPIO2 are the same as for GPIO0 with the exception of the 00000 default
setting. The default settings for each GPIO are listed below:
The chip is configured to provide the System Clock output to the microcontroller so that only one crystal is needed
in the system, therefore reducing the BOM cost. For the TX Data Source, Direct Mode is used because long packets
are desired with a unique packet handling format already implemented in the microcontroller. In this configuration the
TX Data Clock is configured onto GPIO0, the TX Data is configured onto GPIO1, and the Microcontroller System Clock
output is configured onto GPIO2.
For a complete list of the available GPIO's see ―Register 0Ch. GPIO Configuration 1,‖, ―Register 0Dh.
GPIO Configuration 2,‖, and ―Register 0Eh. I/O Port
Add
0B
0C
0D
0E
The ADC should not be selected as an input to the GPIO in Standby or Sleep Modes and will cause excess
R/W
R/W
R/W
R/W
Tel: +86-755-82973805
R/W
Configuration
Configuration
Configuration
Configuration
Function/D
escription
I/O Port
GPIO0
GPIO1
GPIO2
GPIO
GPIO0
GPIO1
GPIO2
Gpio1
Gpio2
gpio0
drv[1]
drv[1]
drv[1]
D7
Fax: +86-755-82973550
extitst[2]
gpio0dr
gpio1dr
gpio2dr
v[1]
v[1]
v[1]
D6
wt
w
00000—Default Setting
Microcontroller Clock
Configuration,‖.
extitst[
1]
POR Inverted
Pup1
Pup2
pup0
D5
POR
E-mail: sales@hoperf.com
gpio0[4]
gpio1[4]
gpio2[4]
extitst[0]
D4
gpio0[3]
gpio1[3]
gpio2[3]
itsdo
D3
gpio0[2]
gpio1[2]
gpio2[2]
dio2
D2
R F 4 2 / 4 3
http://www.hoperf.com
gpio0[1]
gpio1[1]
gpio2[1]
dio1
D1
gpio0[0]
gpio1[0]
gpio2[0]
dio0
D0
POR
Def.
00h
00h
00h
00h
45

Related parts for cef830g