cs4297 Cirrus Logic, Inc., cs4297 Datasheet - Page 13
cs4297
Manufacturer Part Number
cs4297
Description
Crystalclear Soundfusion Audio Codec 97 Logic
Manufacturer
Cirrus Logic, Inc.
Datasheet
1.CS4297.pdf
(46 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cs4297-JQ
Manufacturer:
CRYSTALCI
Quantity:
326
Company:
Part Number:
cs4297-JQ
Manufacturer:
CRYSTAL
Quantity:
850
Part Number:
cs4297-JQ
Manufacturer:
CS
Quantity:
20 000
Company:
Part Number:
cs4297A-JQ
Manufacturer:
CIRRUS
Quantity:
560
Company:
Part Number:
cs4297A-JQ
Manufacturer:
CRYSTAL
Quantity:
624
Part Number:
cs4297A-JQ
Manufacturer:
CS
Quantity:
20 000
Part Number:
cs4297A-JQ-EP
Manufacturer:
N/A
Quantity:
20 000
Part Number:
cs4297A-JQEP
Manufacturer:
CRYSTAL
Quantity:
20 000
Company:
Part Number:
cs4297AJQR
Manufacturer:
HIT
Quantity:
6 951
DS242F5
volume level. All analog volume controls, except
PC_BEEP, implement controlled volume steps at
nominally 1.5 dB per step. PC_BEEP uses 3 dB
steps. The analog inputs allow a mixing range of
+12 dB of signal gain to -34.5 dB of signal attenu-
ation. The analog output volume controls allow
from 0 dB to -94.5 dB of attenuation. The
PC_BEEP input volume control allows from 0 dB
to -45 dB of attenuation.
AC’97 IMPLEMENTATION
The CS4297 implements an AC’97 compliant de-
sign as defined in the Intel Audio Codec 97 Speci-
fication Version 1.03. Due to certain design trade-
offs and implementation decisions, the CS4297 dif-
CS4297
CrystalClear™ SoundFusion™ Audio Codec ’97
Figure 1. Mixer Diagram
fers from the AC’97 Specification in a a few minor
ways. The following list captures the specification
deviations and the implementation decisions made
to resolve ambiguities.
1. The rising edge of RESET# must occur at least
1.5 ms after the digital power supply DVdd reaches
90% of maximum value.
2. The digital input voltage threshold levels are
specified as percentages of the Vdd digital power
supply and are TTL level compatible. Min V
0.4 x Vdd, Max V
3. The delay between setting the PR4 bit to power-
ing down the AC-Link interface is implemented as
16.24 s.
il
= 0.16 x Vdd.
ih
13
=