nt1gt64u8hb0bn-3c Nanya Techology, nt1gt64u8hb0bn-3c Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
nt1gt64u8hb0bn-3c
Manufacturer Part Number
nt1gt64u8hb0bn-3c
Description
Pc2-4200 / Pc2-5300 / Pc-6400 Unbuffered Ddr2 So-dimm
Manufacturer
Nanya Techology
Datasheet
1.NT1GT64U8HB0BN-3C.pdf
(24 pages)
NT256T64UH4B0FN / NT512T64UH8B0FN / NT1GT64U8HB0BN
NT256T64UH4B0CN / NT512T64UH8B0CN / NT1GT64U8HB0AN
256MB: 32M x 64 / 512MB: 64M x 64 / 1GB: 128M x 64
PC2-4200 / PC2-5300 / PC-6400 Unbuffered DDR2 SO-DIMM
Serial Presence Detec
REV 1.2
08/2007
Byte
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
0
1
2
3
4
5
6
7
8
9
Number of Serial PD Bytes Written during Production
Total Number of Bytes in Serial PD device
Fundamental Memory Type
Number of Row Addresses on Assembly
Number of Column Addresses on Assembly
Number of DIMM Ranks, Package, and Height
Data Width of Assembly
Reserved
Voltage Interface Level of this Assembly
DDR2 SDRAM Device Cycle Time at CL=5
DDR2 SDRAM Device Access Time (t
DIMM Configuration Type
Refresh Rate/Type
Primary DDR2 SDRAM Width
Error Checking DDR2 SDRAM Device Width
Reserved
DDR2 SDRAM Device Attributes: Burst Length Supported
DDR2 SDRAM Device Attributes: Number of Device Banks
DDR2 SDRAM Device Attributes:
DIMM Mechanical Characteristics
DDR2 SDRAM DIMM Type Information
DDR2 SDRAM Module Attributes
DDR2 SDRAM Device Attributes: General
Minimum Clock Cycle at CL=4
Maximum Data Access Time from Clock at CL=4
Minimum Clock Cycle Time at CL=3
Maximum Data Access Time from Clock at CL=3
Minimum Row Precharge Time (t
Minimum Row Active to Row Active delay (t
Minimum
Minimum Active to Precharge Time (t
Module Rank Density
Address and Command Setup Time Before Clock (t
Address and Command Hold Time After Clock (t
Data Input Setup Time Before Clock (t
Data Input Hold Time After Clock (tDH)
Write Recovery Time (t
Internal Write to Read Command delay (t
Internal Read to Precharge delay (t
Reserved
Extension of Byte 41 t
to
RC
delay (t
WR
Description
and Byte 42 t
)
t (512MB – 2 Ranks, 32Mx16 DDR2 SDRAMs)
RCD
)
RP
)
RTP
RAS
ac
)
RFC
DS
Latencies Supported
) from Clock at CL=5
)
)
WTR
RRD
)
)
IH
)
IS
)
10
00: The number below a
decimal point of tRC and tRFC
are 0, tRFC is less than 256ns.
0.25ns
0.37ns
0.22ns
3.75ns
0.5ns
-37B
2 ranks, Height=30mm
50Ω ODT, and PASR
Support weak driver,
SODIMM (67.6mm)
0.10ns
SPD Entry Value
3.75ns
0.5ns
0.6ns
3,4,5
DDR2-SDRAM
5ns
Normal DIMM
SSTL_1.8V
Non-Parity
Undefined
Undefined
Undefined
7.8As/self
<3.80mm
0.27ns
0.17ns
0.2ns
256MB
0.45ns
7.5ns
7.5ns
15ns
10ns
15ns
45ns
15ns
X64
X16
-3C
128
256
3ns
N/A
4,8
NANYA reserves the right to change products and specifications without notice.
13
10
4
(Part 1 of 2)
0.17ns
0.25ns
0.05ns
0.12ns
0.40ns
0.45ns
3.75ns
2.5ns
0.5ns
-25D
4,5,6
3ns
Serial PD Data Entry (Hex.)
© NANYA TECHNOLOGY CORPORATION
-37B
3D
50
25
37
22
3D
38
50
50
60
10
-3C
0D
0C
3C
3C
2D
3C
0A
1E
1E
80
08
08
61
40
00
05
30
45
00
82
10
00
00
04
01
04
00
07
28
40
20
27
17
00
00
-25D
3D
25
40
70
30
45
50
17
25
05
12
Note