s29gl128n Meet Spansion Inc., s29gl128n Datasheet - Page 58

no-image

s29gl128n

Manufacturer Part Number
s29gl128n
Description
3.0 Volt-only Page Mode Flash Memory Featuring 110 Nm Mirrorbit ?rocess Technology
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
s29gl128n10FAI020
Quantity:
34
Part Number:
s29gl128n10FFI01
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29gl128n10FFI010
Manufacturer:
SIEMENS
Quantity:
2
Part Number:
s29gl128n10FFI010
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29gl128n10FFIS20
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
s29gl128n10TAI01
Manufacturer:
SPANSION
Quantity:
2 000
Part Number:
s29gl128n10TFI01
Manufacturer:
SPANSION
Quantity:
4 424
Part Number:
s29gl128n10TFI01
Manufacturer:
SAPNSIO
Quantity:
2
Part Number:
s29gl128n10TFI010
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
s29gl128n10TFI010
Quantity:
16
Part Number:
s29gl128n10TFI010H
Manufacturer:
SPANSIO
Quantity:
20 000
Part Number:
s29gl128n10TFI02
Manufacturer:
SPANSION
Quantity:
516
Part Number:
s29gl128n10TFI02
Quantity:
2 931
Part Number:
s29gl128n10TFI020
Manufacturer:
SPANSION
Quantity:
1 000
56
Chip Erase Command Sequence
as in the standard program operation. See
information.
The system must write the Program Resume command (address bits are don’t care) to exit
the Program Suspend mode and continue the programming operation. Further writes of the
Resume command are ignored. Another Program Suspend command can be written after the
device has resume programming.
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writ-
ing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are
then followed by the chip erase command, which in turn invokes the Embedded Erase algo-
rithm. The device does not require the system to preprogram prior to erase. The Embedded
Erase algorithm automatically preprograms and verifies the entire memory for an all zero data
pattern prior to electrical erase. The system is not required to provide any controls or timings
during these operations.
data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read mode and
addresses are no longer latched. The system can determine the status of the erase operation
by using DQ7, DQ6, or DQ2. Refer to
these status bits.
Any commands written during the chip erase operation are ignored, including erase suspend
commands. However, note that a hardware reset immediately terminates the erase opera-
No
Figure 3. Program Suspend/Program Resume
Sequence in Progress
Program Operation
Write address/data
Write address/data
Program Suspend
or Write-to-Buffer
Device reverts to
operation prior to
Read data as
Wait 15 µs
XXXh/B0h
XXXh/30h
reading?
required
T able 12 on page 63
S29GL-N MirrorBit™ Flash Family
Done
Yes
D a t a
Write Operation Status‚ on page 67
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Write Program Resume
Command Sequence
and
Write Operation Status‚ on page 67
S h e e t
T able 14 on page 65
show the address and
S29GL-N_00_B3 October 13, 2006
for information on
for more

Related parts for s29gl128n