ics9248-165 Integrated Device Technology, ics9248-165 Datasheet - Page 8

no-image

ics9248-165

Manufacturer Part Number
ics9248-165
Description
Frequency Generator & Integrated Buffers For Celeron & Pii/iii
Manufacturer
Integrated Device Technology
Datasheet
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-165 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
Third party brands and names are the property of their respective owners.
PCI_STOP# Timing Diagram
ICS9248-165
PCI_STOP# is an asynchronous input to the ICS9248-165. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-165 internally. The minimum that the PCICLK clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width
guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.
inside the ICS9248-165.
8

Related parts for ics9248-165