ics9248-92 Integrated Device Technology, ics9248-92 Datasheet

ics9248-92

Manufacturer Part Number

ics9248-92

Description

Mobile Pentium Iitm System Clock Chip

Manufacturer

Integrated Device Technology

Datasheet

1.ICS9248-92.pdf (14 pages)

Current page: 1 of 14
Download datasheet (342Kb)

Block Diagram

General Description:

Features include two strong CPU, seven PCI and eight SDRAM

clocks. Three reference outputs are available equal to the

crystal frequency. Stronger drive CPUCLK outputs typically

provide greater than 1 V/ns slew rate into 20pF loads. This

device meets rise and fall requirements with 2 loads per CPU

output (ie, one clock to CPU and NB chipset, one clock to two

L2 cache inputs).

PWR_DWN# pin allows low power mode by stopping crystal

OSC and PLL stages. For optional power management,

CPU_STOP# can stop CPU (0:1) clocks and PCI_STOP# will

stop PCICLK (0:5) clocks

PCICLK outputs typically provide better than 1V/ns slew rate

into 30pF loads while maintaining 50±5% duty cycle. The REF

clock outputs typically provide better than 0.5V/ns slew rates.

The ICS9248-92 accepts a 14.318MHz reference crystal or

clock as its input and runs on a 3.3V core supply.

Pentium is a trademark on Intel Corporation.

Recommended Application:

The ICS9248-92 is a fully compliant timing solution for the

Intel mobile 440BX/MX chipset requirements.

Mobile Pentium II

9248-92 Rev E 02/21/01

Integrated

Circuit

Systems, Inc.

System Clock Chip

Features

•

Functionality

Crystal (X1, X2) = 14.31818 MHz

Generates system clocks for CPU, SDRAM, PCI, plus

14.318 MHz REF(0:2), USB, Plus Super I/O

disabling and other functions

MODE input pin selects optional power management

input control pins

Two fixed outputs separately selectable as 24 or 48MHz

2.5V outputs: CPU

3.3V outputs: SDRAM, PCI, REF, 48/24 MHz

No power supply sequence requirements

Uses external 14.318MHz crystal

48 pin 240 mil TSSOP package

Output enable register

for serial port control:

0 0

48-Pin TSSOP 240 mil Package

C serial configuration interface provides output clock

6 /

ICS reserves the right to make changes in the device data identified in

this publication without further notice. ICS advises its customers to

obtain the latest version of all device data to verify that any

information being relied upon by the customer is current and accurate.

# 6

Pin Configuration

(

6 6

0 0

6 .

) z

1 = enable

0 = disable

ICS9248-92

(

3 3

3 .

) z

Related parts for ics9248-92

Related keywords

ics9248-92 datasheet
ics9248-92 data sheet
ics9248-92 pdf datasheet
ics9248-92 component
ics9248-92 part
ics9248-92 distributor
ics9248-92 RoHS
ics9248-92 datasheet download