pcf8566 NXP Semiconductors, pcf8566 Datasheet - Page 13

• Manufacturer Part Number: pcf8566
• Description: Universal Lcd Driver For Low Multiplex Rates
• Manufacturer: NXP Semiconductors

Philips Semiconductors
6.5
The internal logic and the LCD drive signals of the
PCF8566 or PCF8576 are timed either by the built-in
oscillator or from an external clock.
The clock frequency (f
frequency and the maximum rate for data reception from
the I
maximum data rate of 100 kHz, f
be above 125 kHz.
A clock signal must always be supplied to the device;
removing the clock may freeze the LCD in a DC state.
6.6
When the internal oscillator is used, OSC (pin 6) should be
tied to V
provides the clock signal for cascaded PCF8566s and
PCF8576s in the system.
6.7
The condition for external clock is made by tying OSC
(pin 6) to V
clock input.
6.8
The timing of the PCF8566 organizes the internal data flow
of the device. This includes the transfer of display data
from the display RAM to the display segment outputs.
In cascaded applications, the synchronization signal
SYNC maintains the correct timing relationship between
the PCF8566s in the system. The timing also generates
the LCD frame frequency which it derives as an integer
multiple of the clock frequency (Table 3). The frame
frequency is set by MODE SET commands when internal
clock is used, or by the frequency applied to pin 4 when
external clock is used.
Table 3
The ratio between the clock frequency and the LCD frame
frequency depends on the mode in which the device is
operating. In the power saving mode the reduction ratio is
six times smaller; this allows the clock frequency to be
reduced by a factor of six. The reduced clock frequency
results in a significant reduction in power dissipation.
1998 May 04
Normal mode
Power saving mode
Universal LCD driver for low multiplex
rates
PCF8566 MODE
2
C-bus. To allow I
Oscillator
Internal clock
External clock
Timing
SS
. In this case, the output from CLK (pin 4)
LCD frame frequencies
DD
; CLK (pin 4) then becomes the external
CLK
2
C-bus transmissions at their
f
CLK
f
CLK
) determines the LCD frame
f
frame
/2880
/480
CLK
should be chosen to
NOMINAL
f
frame
64
64
(Hz)
13
The lower clock frequency has the disadvantage of
increasing the response time when large amounts of
display data are transmitted on the I
device is unable to ‘digest’ a display data byte before the
next one arrives, it holds the SCL line LOW until the first
display data byte is stored. This slows down the
transmission rate of the I
6.9
The display latch holds the display data while the
corresponding multiplex signals are generated. There is a
one-to-one relationship between the data in the display
latch, the LCD segment outputs and one column of the
display RAM.
6.10
The shift register serves to transfer display information
from the display RAM to the display latch while previous
data are displayed.
6.11
The LCD drive section includes 24 segment outputs
S0 to S23 (pins 17 to 40) which should be connected
directly to the LCD. The segment output signals are
generated in accordance with the multiplexed backplane
signals and with the data resident in the display latch.
When less than 24 segment outputs are required the
unused segment outputs should be left open-circuit.
6.12
The LCD drive section includes four backplane outputs
BP0 to BP3 which should be connected directly to the
LCD. The backplane output signals are generated in
accordance with the selected LCD drive mode. If less than
four backplane outputs are required the unused outputs
can be left open. In the 1 : 3 multiplex drive mode BP3
carries the same signal as BP1, therefore these two
adjacent outputs can be tied together to give enhanced
drive capabilities. In the 1 : 2 multiplex drive mode
BP0 and BP2, BP1 and BP3 respectively carry the same
signals and may also be paired to increase the drive
capabilities. In the static drive mode the same signal is
carried by all four backplane outputs and they can be
connected in parallel for very high drive requirements.
6.13
The display RAM is a static 24
LCD data. A logic 1 in the RAM bit-map indicates the ‘on’
state of the corresponding LCD segment; similarly, a
logic 0 indicates the ‘off’ state.
Display latch
Shift register
Segment outputs
Backplane outputs
Display RAM
2
C-bus but no data loss occurs.
4-bit RAM which stores
2
Product specification
C-bus. When a
PCF8566