pcf85176 NXP Semiconductors, pcf85176 Datasheet - Page 21

no-image

pcf85176

Manufacturer Part Number
pcf85176
Description
Universal Lcd Driver For Low Multiplex Rates
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pcf85176H
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85176H
0
Part Number:
pcf85176H/1
0
Part Number:
pcf85176H/1,518
Manufacturer:
NXP
Quantity:
12 000
Part Number:
pcf85176H/1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
pcf85176T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85176T/1
Manufacturer:
NXP
Quantity:
50 000
Part Number:
pcf85176T/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85176T/1
0
Part Number:
pcf85176T/1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF85176_1
Product data sheet
7.16.5 I
7.16.6 Input filters
7.16.7 I
The PCF85176 acts as an I
transmit data to an I
the acknowledge signals of the selected devices. Device selection depends on the
I
subaddress.
In single device applications, the hardware subaddress inputs A0, A1, and A2 are
normally tied to V
applications A0, A1, and A2 are tied to V
no two devices with a common I
subaddress.
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
Two I
PCF85176. The entire I
Table 7.
The PCF85176 is a write-only device and will not respond to a read access, therefore bit 0
should always be logic 0. Bit 1 of the slave address byte that a PCF85176 will respond to,
is defined by the level tied to its SA0 input (V
Having two reserved slave addresses allows the following on the same I
Bit
2
2
2
Fig 15. Acknowledgement of the I
C-bus slave address, on the transferred command data and on the hardware
C-bus controller
C-bus protocol
2
C-bus slave addresses (0111 000 and 0111 001) are used to address the
by transmitter
data output
by receiver
data output
SCL from
Slave address
7
MSB
0
I
2
master
C slave address byte
All information provided in this document is subject to legal disclaimers.
SS
2
condition
6
1
which defines the hardware subaddress 0. In multiple device
C-bus master receiver. The only data output from the PCF85176 are
START
S
Rev. 01 — 14 April 2010
2
C-bus slave address byte is shown in
2
C-bus slave receiver. It does not initiate I
5
1
2
C-bus slave address have the same hardware
2
1
C-bus
4
1
SS
Universal LCD driver for low multiplex rates
or V
SS
2
DD
for logic 0 and V
3
0
using a binary coding scheme, so that
not acknowledge
2
0
acknowledge
Table
8
DD
for logic 1).
PCF85176
acknowledgement
7.
2
clock pulse for
1
SA0
C-bus transfers or
© NXP B.V. 2010. All rights reserved.
2
C-bus:
9
mbc602
0
LSB
R/W
21 of 43

Related parts for pcf85176