adc08d1500dev National Semiconductor Corporation, adc08d1500dev Datasheet

no-image

adc08d1500dev

Manufacturer Part Number
adc08d1500dev
Description
High Performance, Low Power, Dual 8-bit, 1.5 Gsps A/d Converter
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adc08d1500dev/NOPB
Manufacturer:
ELNA
Quantity:
30 000
© 2007 National Semiconductor Corporation
ADC08D1500
High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D
Converter
General Description
The ADC08D1500 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sample rates up to 1.7 GSPS. Consuming a
typical 1.8 Watts at 1.5 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and in-
terpolating architecture, the fully differential comparator de-
sign, the innovative design of the internal sample-and-hold
amplifier and the self-calibration scheme enable a very flat
response of all dynamic parameters beyond Nyquist, produc-
ing a high 7.25 ENOB with a 748 MHz input signal and a 1.5
GHz sample rate while providing a 10
matting is offset binary and the LVDS digital outputs are
compliant with IEEE 1596.3-1996, with the exception of an
adjustable common mode voltage between 0.8V and 1.2V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sample rate. The two converters can be interleaved and
used as a single 3 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced exposed pad LQFP and operates over the Indus-
trial (-40°C
Block Diagram
T
A
+85°C) temperature range.
-18
201521
B.E.R. Output for-
Features
Key Specifications
Applications
Internal Sample-and-Hold
Single +1.9V ±0.1V Operation
Choice of SDR or DDR output clocking
Interleave Mode for 2x Sample Rate
Multiple ADC Synchronization Capability
Guaranteed No Missing Codes
Serial Interface for Extended Control
Fine Adjustment of Input Full-Scale Range and Offset
Duty Cycle Corrected Sample Clock
Resolution
Max Conversion Rate
Bit Error Rate
ENOB @ 748 MHz Input
DNL
Power Consumption
— Operating
— Power Down Mode
Direct RF Down Conversion
Digital Oscilloscopes
Satellite Set-top boxes
Communications Systems
Test Instrumentation
20152153
1.5 GSPS (min)
±0.15 LSB (typ)
7.25 Bits (typ)
www.national.com
3.5 mW (typ)
March 2007
1.8 W (typ)
10
-18
8 Bits
(typ)

Related parts for adc08d1500dev

adc08d1500dev Summary of contents

Page 1

... Power Down Mode and is available in a 128-lead, thermally enhanced exposed pad LQFP and operates over the Indus- ≤ ≤ trial (-40°C T +85°C) temperature range. A Block Diagram © 2007 National Semiconductor Corporation Features ■ Internal Sample-and-Hold ■ Single +1.9V ±0.1V Operation ■ Choice of SDR or DDR output clocking ■ ...

Page 2

Ordering Information Industrial Temperature Range (-40°C < T ADC08D1500CIYB ADC08D1500EVAL Pin Configuration * Exposed pad on back of package must be soldered to ground plane to ensure rated performance. www.national.com < +85°C) A 128-Pin Exposed Pad LQFP Evaluation Board 2 ...

Page 3

Pin Descriptions and Equivalent Circuits Pin Functions Pin No. Symbol Equivalent Circuit 3 OutV / SCLK OutEdge / DDR / 4 SDATA 15 DCLK_RST PDQ 30 CAL 14 FSR/ECE CalDly / DES / 127 SCS Description Output ...

Page 4

Pin Functions Pin No. Symbol 18 CLK+ 19 CLK I− Q− CMO 126 CalRun 32 R EXT 34 Tdiode_P ...

Page 5

Pin Functions Pin No. Symbol Equivalent Circuit DI7− / DQ7− DI7+ / DQ7 DI6− / DQ6− DI6+ / DQ6 DI5− / DQ5− ...

Page 6

Pin Functions Pin No. Symbol 42, 53, 64, 74, 87, 97, DR GND 108, 119 52, 63, 98, NC 109, 120 www.national.com Equivalent Circuit Ground return for V No Connection. Make no connection to these pins. 6 Description . DR ...

Page 7

Absolute Maximum Ratings (Notes Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage on Any Input Pin Ground Difference |GND ...

Page 8

Symbol Parameter 2nd Harm Second Harmonic Distortion 3rd Harm Third Harmonic Distortion SFDR Spurious-Free dynamic Range IMD Intermodulation Distortion Out of Range Output Code (In addition to OR Output high) INTERLEAVE MODE (DES Pin 127=Float) - DYNAMIC CONVERTER CHARACTERISTICS FPBW ...

Page 9

Symbol Parameter Maximum Bandgap Reference C V LOAD BG load Capacitance TEMPERATURE DIODE CHARACTERISTICS ΔV Temperature Diode Voltage BE CHANNEL-TO-CHANNEL CHARACTERISTICS Offset Match Positive Full-Scale Match Negative Full-Scale Match Phase Matching (I,Q) Crosstalk from I (Agressor X-TALK (Victim) ...

Page 10

Symbol Parameter I Output Driver Supply Current DR P Power Consumption D D.C. Power Supply Rejection PSRR1 Ratio A.C. Power Supply Rejection PSRR2 Ratio AC ELECTRICAL CHARACTERISTICS f Maximum Input Clock Frequency Normal Mode (non DES) or DES Mode CLK1 ...

Page 11

Symbol Parameter PD low to Rated Accuracy t WU Conversion (Wake-Up Time) f Serial Clock Frequency SCLK t Data to Serial Clock Setup Time (Note 11) SSU t Data to Serial Clock Hold Time SH Serial Clock Low Time Serial ...

Page 12

Specification Definitions APERTURE (SAMPLING) DELAY is that time required after the fall of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input sig- nal and goes into the “hold” mode the aperture ...

Page 13

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the input ...

Page 14

Transfer Characteristic www.national.com FIGURE 2. Input / Output Transfer Characteristic 14 20152122 ...

Page 15

Timing Diagrams FIGURE 3. ADC08D1500 Timing — SDR Clocking FIGURE 4. ADC08D1500 Timing — DDR Clocking 15 20152114 20152159 www.national.com ...

Page 16

FIGURE 7. Clock Reset Timing in SDR Mode with OUTEDGE Low www.national.com FIGURE 5. Serial Interface Timing FIGURE 6. Clock Reset Timing in DDR Mode 16 20152119 20152120 20152123 ...

Page 17

FIGURE 8. Clock Reset Timing in SDR Mode with OUTEDGE High FIGURE 9. Self Calibration and On-Command Calibration Timing 17 20152124 20152125 www.national.com ...

Page 18

Typical Performance Characteristics INL vs CODE DNL vs. CODE POWER DISSIPATION vs. SAMPLE RATE www.national.com V =V =1.9V, F =1500MHz CLK INL vs TEMPERATURE 20152164 DNL vs. TEMPERATURE 20152166 ENOB vs. TEMPERATURE 20152181 18 =25°C unless otherwise ...

Page 19

ENOB vs. SUPPLY VOLTAGE 20152177 ENOB vs. INPUT FREQUENCY 20152179 SNR vs. SUPPLY VOLTAGE 20152169 ENOB vs. SAMPLE RATE SNR vs. TEMPERATURE SNR vs. SAMPLE RATE 19 20152178 20152168 20152170 www.national.com ...

Page 20

SNR vs. INPUT FREQUENCY THD vs. SUPPLY VOLTAGE THD vs. INPUT FREQUENCY www.national.com THD vs. TEMPERATURE 20152171 THD vs. SAMPLE RATE 20152173 SFDR vs. TEMPERATURE 20152175 20 20152172 20152174 20152185 ...

Page 21

SFDR vs. SUPPLY VOLTAGE 20152184 SFDR vs. INPUT FREQUENCY 20152183 Spectral Response at FIN = 745 MHZ 20152188 SFDR vs. SAMPLE RATE Spectral Response at FIN = 373 MHZ CROSSTALK vs SOURCE FREQUENCY 21 20152182 20152187 20152163 www.national.com ...

Page 22

FULL POWER BANDWIDTH www.national.com 20152186 22 ...

Page 23

Functional Description The ADC08D1500 is a versatile A/D Converter with an inno- vative architecture permitting very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed ...

Page 24

It is important that the input signals are either a.c. coupled to the inputs with the V pin grounded, or d.c. coupled with CMO the V pin left floating. An input common mode voltage CMO equal to the V ...

Page 25

If the LVDS lines are long and/or the system in which the ADC08D1500 is used is noisy, it may be necessary to tie the OutV pin high. The LVDS data output have a typical common mode voltage of ...

Page 26

The default state of the Extended Control Mode is set upon power-on reset (internally performed by the device) and is shown in Table 3. TABLE 3. Extended Control Mode Operation (Pin 14 Floating) Extended Control Mode Feature SDR or DDR ...

Page 27

TABLE 4. Register Addresses 4-Bit Address Loading Sequence: A3 loaded after H0, A0 loaded last Hex ...

Page 28

I-Channel Offset Addr: 2h (0010b) D15 D14 D13 D12 D11 (MSB) Offset Value Sign Bits 15:8 Offset Value. The input offset of the I-Channel ADC is adjusted linearly and monotonically by ...

Page 29

DES Enable Addr: Dh (1101b) W only (0x3FFF) D15 D14 D13 D12 D11 D10 DEN ACP Bit 15 DES Enable. Setting this bit to ...

Page 30

Note Regarding Extended Mode Offset Correction When using the channel Offset Adjust registers, the following information should be noted. For offset values of +0000 0000 and -0000 0000, the actual offset is not the same. By ...

Page 31

Do not connect an unused analog input to ground. 20152144 FIGURE 11. Differential Input Drive When the d.c. coupled mode is used, a common mode volt- age must be provided at the differential inputs. This common mode voltage ...

Page 32

Electrical Characteristics Table. The clock in- puts are internally terminated and biased. The input clock signal must be capacitively coupled to the clock pins as indi- cated ...

Page 33

To initiate an on-command calibration, bring the CAL pin high for a minimum of 80 input clock cycles after it has been low for a minimum of 80 input clock cycles. Holding the CAL pin high upon power up will ...

Page 34

THE DIGITAL OUTPUTS The ADC08D1500 demultiplexes the output data of each of the two ADCs on the die onto two LVDS output buses (total of four buses, two for each ADC). For each of the two con- verters, the ...

Page 35

To maximize the removal of heat from the package, a thermal land pattern must be ...

Page 36

Non-Extended Control Mode Operation Non-extended control mode operation means that the Serial Interface is not active and all controllable functions are con- trolled with various pin settings. That is, the full-scale range and input coupling (a.c. or d.c.) are ...

Page 37

Physical Dimensions inches (millimeters) unless otherwise noted NOTES: UNLESS OTHERWISE SPECIFIED REFERENCE JEDEC REGISTRATION MS-026, VARIATION BFB. 128-Lead Exposed Pad LQFP Order Number ADC08D1500CIYB NS Package Number VNX128A 37 www.national.com ...

Page 38

... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...

Related keywords