kad2710c Kenet Inc., kad2710c Datasheet
kad2710c
Related parts for kad2710c
kad2710c Summary of contents
Page 1
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Description The Kenet KAD2710C is the industry’s lowest power git a l converter. The converter runs at sampling rates up to 275MSPS , and is fabricated with Kenet’s proprietary FemtoCharge® ...
Page 2
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Absolute Maximum Ratings Parameter AVDD2 to AVSS AVDD3 to AVSS OVDD2 to OVSS Analog Inputs to AVSS Clock Inputs to AVSS Logic Inputs to AVSS (VREFSEL, CLKDIV) Logic Inputs to OVSS (RST, 2SC) VREF TO AVSS Analog Output Currents Logic Output Currents LVCMOS Output Currents ...
Page 3
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Electrical Specifications All specifications apply under the following conditions unless otherwise noted: AVDD2 = 1.8V, AVDD3 = 3.3V, OVDD = 1.8V - +85 ° Specifications Parameter Power Requirements 1.8V Analog Supply Voltage 3.3V Analog Supply Voltage 1.8V Digital Supply Voltage 1.8V Analog Supply Current 3 ...
Page 4
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Analog Specifications Parameter Analog Input Full-Scale Differential Analog Input Voltage Gain Temperature Coefficient Full Power Bandwidth Clock Input Sampling Clock Frequency Range CLKP, CLKN P-P Differential Input Voltage CLKP, CLKN Differential Input Resistance CLKP, CLKN Common-Mode Input Voltage ...
Page 5
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Digital Specifications Parameter Inputs High Input Voltage (VREFSEL) Low Input Voltage (VREFSEL) Input Current High (VREFSEL) Input Current Low (VREFSEL) High Input Voltage (CLKDIV) Low Input Voltage (CLKDIV) Input Current High (CLKDIV) Input Current Low (CLKDIV) ...
Page 6
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Timing Diagram Timing Specifications Parameter Aperture Delay RMS Aperture Jitter Input Clock to Data Propagation Delay Input Clock to Output Clock Propagation Delay Output Clock to Data Propagation Delay Output Data to Output Clock Setup Time Output Clock to Output Data Hold Time ...
Page 7
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Pin Descriptions Pin # 1, 14, 18 10, 19, 21 15, 16 11-13, 29-33, 35, 37, 39, 42, 46, 48, 50, 52, 54, 56, 58, 62, 63 22, 23 26, 45, 61 27, 41, 44 64-66 68 Exposed Paddle Rev 1.1 Name ...
Page 8
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Pin Configuration AVDD2 1 AVSS 2 VREF 3 VREFSEL 4 VCM 5 AVDD3 6 AVSS 7 INP 8 INN 9 AVSS 10 DNC 11 DNC 12 DNC 13 AVDD2 14 AVDD3 15 AVDD3 16 CLKDIV 17 Rev 1.1 68 QFN Top View Not to Scale Figure 2. Pin Configuration DNC DNC DNC 45 OVSS ...
Page 9
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Typical Operating Characteristics AVDD3=3.3V, AVDD2=OVDD2 =1.8V -30 -25 -20 -15 Analog Input Amplitude (V Figure 3. SNR vs. Vin -40 -45 -50 -55 -60 -65 -70 HD2 -75 -80 -85 -90 -30 -25 -20 -15 Analog Input Amplitude (V Figure 5. HD2, 3 vs. Vin 58 57.5 57 56 100 ...
Page 10
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter AVDD3=3.3V, AVDD2=OVDD2 =1.8V 100 150 f (f SAMPLE S Figure 9. SFDR vs 0.8 0.6 0.4 0.2 0 -0.2 -0.4 -0.6 -0 128 256 384 512 code Figure 11. Integral Nonlinearity vs. Output Code 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 Frequency (MHz) Figure 13 ...
Page 11
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter AVDD3 = 3.3V, AVDD2 = OVDD2 =1.8V -10 Vin = -0.27dBFS -20 SNR = 56.1dB -30 SFDR = 68.2dBc -40 SINAD = 55.7dB -50 HD2 =-84dBc -60 HD3 = -68dBc -70 -80 -90 -100 Frequency (MHz) Figure 15. Output Spectrum at 130.565MHz 0 Vin = -0.25dBFS -10 SNR = 54.1dB -20 SFDR = 57.9dBc -30 SINAD = 51.8dB -40 HD2 = -58dBc ...
Page 12
... An external voltage may be applied to this pin to provide a more accurate reference than the inter- nally generated bandgap voltage or to match the full-scale reference among a system of KAD2710C chips. One option in the latter configuration is to use one KAD2710C's internally generated reference as Rev 1.1 the external reference voltage for the other chips in the system ...
Page 13
... ADC or divided by two. Apply- ing a low level will divide by two; 1.8V applied (or left floating) will not divide. Use of the clock divider is optional. The KAD2710C's ADC requires a clock with 50% duty cycle for opti- mum performance. If such a clock is not available, one option is to generate twice the desired sampling Rev 1 ...
Page 14
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Equivalent Circuits Figure 23. Analog Inputs Figure 24. Clock Inputs Figure 29. CMOS Outputs Rev 1.1 Layout Considerations Split Ground and Power Planes Data converters operating at high sampling frequen- cies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections ...
Page 15
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Definitions Analog Input Bandwidth is the analog input fre- quency at which the spectral output power at the fundamental frequency (as determined by FFT analy- sis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth. ...
Page 16
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Outline Dimensions PIN 1 ID 0.80 DIA A Θ Rev 1.1 D D TOP VIEW e TERMINAL TIP 0.45 0.25 MIN L 0.25 MIN 16Xe SEATING REF. PLANE BOTTOM VIEW E/2 E1 SECTION “C-C” SCALE: NONE D2/2 16Xe E2 REF. E2/2 e Page ...
Page 17
... KAD2710C 10-Bit, 275MSPS Analog-to-Digital Converter Package Dimensions (mm) Ref Min Nom Max A - 0.90 1.00 A1 0.00 0.01 0.05 b 0.18 0.23 0.30 D 10.00 BSC D1 9.75 BSC D2 7.55 7.70 7.85 e 0.50 BSC E 10.00 BSC E1 9.75 BSC E2 7.55 7.70 7.85 L 0.50 0.60 0. Θ 0 12’ 0.42 0.60 Ordering Guide This product is compliant with EU directive 2002/95/EC regarding the Restriction of Hazardous Sub- RoHS stances (RoHS) ...