kad5514p Kenet Inc., kad5514p Datasheet
kad5514p
Available stocks
Related parts for kad5514p
kad5514p Summary of contents
Page 1
... Designed with Kenet’s proprietary technology on a standard CMOS process, the family supports sampling rates 250MSPS. The KAD5514P is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS. A serial peripheral interface (SPI) port allows for extensive configurability, as well as fine control of various parameters such as gain and offset ...
Page 2
... KAD5514P Table of Contents Section Electrical Specifications DC Specifications AC Specifications Digital Specifications Absolute Maximum Ratings Timing Diagrams Switching Specifications Thermal Impedance ESD Pinout/Package Information Pin Descriptions—72QFN Pin Configuration—72QFN Pin Descriptions—48QFN Pin Configuration—48QFN Typical Performance Characteristics Theory of Operation Functional Description ...
Page 3
... LVDS 68 66 3mA LVDS 46 44 30MHz, -36 -36 200mVpp signal on 3mA LVDS 425 400 3mA LVDS 385 360 134 129 14 13 Preliminary = Maximum Conversion Rate (per speed KAD5514P-17 KAD5514P-12 Max Min Typ Max Min Typ Max 1.54 1.40 1.47 1.54 1.40 1.47 1.54 500 500 2.6 2 -10 ±2 ...
Page 4
... 230MHz 11 400MHz 10 995MHz 8 10MHz 70MHz 105MHz 230MHz 400MHz 995MHz 70MHz -91 170MHz -86 -12 950 Preliminary KAD5514P-17 KAD5514P-12 Typ Max Min Typ Max Min ±0.6 ±0.6 ±1.3 ±1 170 125 69.6 70.1 69.6 70.0 69.5 69.9 68.9 69.4 67.6 68.0 62.4 62.8 69.3 69.8 69.3 69.7 68.9 69.3 68.4 68.9 66.1 66.5 55.0 55 11.2 11.3 11.2 11.3 11.2 11.2 11.1 11.1 10.7 10.8 8.8 8.8 84 ...
Page 5
... KAD5514P Digital Specifications Parameter Inputs Input Current High (RESETN) Input Current Low (RESETN) Input Current High (OUTMODE, Input Current Low (OUTMODE, Input Capacitance LVDS Outputs Differential Output Voltage Output Offset Voltage Output Rise Time Output Fall Time CMOS Outputs Voltage Output High ...
Page 6
... KAD5514P Absolute Maximum Ratings Parameter AVDD to AVSS OVDD to OVSS AVSS to OVSS Analog Inputs to AVSS Clock Inputs to AVSS Logic Input to AVSS Logic Inputs to OVSS Operating Temperature Storage Temperature Junction Temperature 1. Exposing the device to levels in excess of the maximum ratings may cause permanent damage. Exposure to maximum conditions for extended periods may affect device reliability ...
Page 7
... KAD5514P Switching Specifications Parameter ADC Output Aperture Delay RMS Aperture Jitter Output Clock to Data Propagation Delay, LVDS Mode Output Clock to Data Propagation Delay, CMOS Mode Latency (Pipeline Delay) Over Voltage Recovery SPI Interface 1,2 SCLK Period SCLK Duty Cycle ( ...
Page 8
... KAD5514P Pin Descriptions—72QFN Pin # LVDS [LVCMOS] Name 1, 6, 12, 19, 24, 71 AVDD 2-5, 13, 14, 17, 18 DNC 7, 8, 11, 72 AVSS 9, 10 VINN, VINP 15 VCM 16 CLKDIV 20, 21 CLKP, CLKN 22 OUTMODE 23 NAPSLP 25 RESETN 26, 45, 55, 65 OVSS 27, 36, 56 OVDD 28, 29 D0N, D0P [NC, D0] 30, 31 D1N, D1P [NC, D1] ...
Page 9
... KAD5514P Pin Configuration—72QFN AVDD 1 DNC 2 DNC 3 DNC 4 DNC 5 AVDD 6 AVSS 7 AVSS 8 VINN 9 VINP 10 AVSS 11 AVDD 12 DNC 13 DNC 14 VCM 15 CLKDIV 16 DNC 17 DNC 18 KAD5514 72 QFN Top View Not to Scale Figure 3. 72 QFN Pin Configuration Preliminary 54 D10P 53 D10N 52 D9P 51 D9N 50 D8P 49 D8N 48 CLKOUTP ...
Page 10
... KAD5514P Pin Descriptions—48QFN Pin # LVDS [LVCMOS] Name 1, 9, 13, 17, 47 AVDD 2-4, 11 DNC 5, 8, 12, 48 AVSS 6, 7 VINN, VINP 10 VCM 14, 15 CLKP, CLKN 16 NAPSLP 18 RESETN 19, 29, 42 OVSS 20, 37 OVDD 21, 22 D0N, D0P [NC, D0] 23, 24 D1N, D1P [NC, D1] 25, 26 D2N, D2P [NC, D2] 27, 28 ...
Page 11
... KAD5514P Pin Configuration—48QFN AVDD DNC DNC DNC AVSS VINN VINP AVSS AVDD VCM DNC AVSS KAD5514 QFN Top View 11 Not to Scale 12 Figure 4. 48QFN Pin Configuration Preliminary 36 D5P 35 D5N 34 D4P 33 D4N 32 CLKOUTP 31 CLKOUTN 30 RLVDS 29 OVSS 28 D3P 27 D3N ...
Page 12
... KAD5514P Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V + -1dBFS, f ° TBD Figure 5. SNR & SFDR vs. f TBD Figure 7. SNR & SFDR vs. A TBD Figure 9. SNR & SFDR vs 105MHz Maximum Conversion Rate (per speed grade) ...
Page 13
... KAD5514P Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V + -1dBFS, f ° TBD Figure 11. Power vs. f SAMPLE TBD Figure 13. Integral Nonlinearity TBD Figure 15. Noise Histogram = 105MHz Maximum Conversion Rate (per speed grade). ...
Page 14
... KAD5514P Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V + -1dBFS, f ° TBD Figure 17. Single-Tone Spectrum @ 137 MHz TBD Figure 19. Single-Tone Spectrum @ 495 MHz TBD Figure 21. Two-Tone Spectrum @ 70 MHz = 105MHz Maximum Conversion Rate (per speed grade) ...
Page 15
... KAD5514P Functional Description The KAD5514P is based upon a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 23). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. ...
Page 16
... SDO, RESETN and DNC pins must be in the proper state for the calibra- tion to successfully execute. The performance of the KAD5514P changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements ...
Page 17
... VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5514P is 500Ω. The SHA design uses a switched capacitor input stage (see Figure 43), which creates current spikes when the sampling capacitance is reconnected to the input voltage ...
Page 18
... KAD5514P CLKDIV Pin Divide Ratio AVSS Float AVDD Table 1. CLKDIV Pin Settings The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. De- tails on this are contained in the Serial Peripheral In- terface section. A delay-locked loop (DLL) generates internal clock signals for various stages within the charge pipeline ...
Page 19
... The OR bit is updated at the sample rate. Power Dissipation The power dissipated by the KAD5514P is primarily dependent on the sample rate and the output modes: LVDS vs. CMOS and DDR vs. SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate ...
Page 20
... KAD5514P Figure 34. Gray Code to Binary Conversion Mapping of the input voltage to the various data for- mats is shown in Table 5. Input Voltage –Full Scale 00000000000000 –Full Scale 00000000000001 + 1LSB Mid–Scale 10000000000000 +Full Scale 11111111111110 – 1LSB +Full Scale 11111111111111 Table 5. Input Voltage to Output Code Mapping ...
Page 21
... The SPI port operates in a half duplex master/slave configuration, with the KAD5514P functioning as a slave. Multiple slave devices can interface to a single master in four-wire mode only, since the SDIO output of an unaddressed device is asserted in three wire mode ...
Page 22
... KAD5514P and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it’s decremented. In the default mode the MSB is R/W, which deter- mines if the data read (active high) or writ- ten. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see Ta- ble 6) ...
Page 23
... KAD5514P The default value of each register will be the result of the self-calibration after initial power-up register incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register. Parameter 0x20[7:0] Coarse Offset ...
Page 24
... Address 0x73: output_mode_A The output_mode_A register controls the physical out- put format of the data, as well as the logical coding. The KAD5514P can present output data in two physi- cal formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (3mA) or low (2mA) ...
Page 25
... XOR result to the register. Device Test The KAD5514P can produce preset or user defined patterns on the digital outputs to facilitate in-situ test- ing. A static word can be placed on the output bus, or two different words can alternate. In the alternate ...
Page 26
... KAD5514P SPI Memory Map Addr (Hex) Parameter Name Bit 7 (MSB) 00 port_config SDO Active LSB First 01 reserved 02 burst_end 03-07 reserved 08 chip_id 09 chip_version 10 device_index_A 11-1F reserved 20 offset_coarse 21 offset_fine 22 gain_coarse 23 gain_medium 24 gain_fine 25 modes 26-5F reserved 60-6F reserved 70 reserved 71 phase_slip 72 clock_divide 73 output_mode_A Output Mode [2:0] 000=Pin Control 001=LVDS 2mA 010=LVDS 3mA ...
Page 27
... KAD5514P Equivalent Circuits Figure 43. Analog Inputs Figure 44. Clock Inputs Figure 45. Tri-Level Digital Inputs Figure 46. Digital Inputs Figure 47. LVDS Outputs Figure 48. CMOS Outputs Figure 49. VCM_OUT Output Layout Considerations Split Ground and Power Planes Data converters operating at high sampling frequen- cies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections ...
Page 28
... KAD5514P Exposed Paddle The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for opti- mal thermal performance. Bypass and Filtering Bulk capacitors should have low equivalent series re- sistance. Tantalum is a good choice. For best per- formance, keep ceramic bypass capacitors very close to device pins ...
Page 29
... KAD5514P Outline Dimensions—72QFN Figure 50. 72QFN Dimensions Preliminary Page 29 ...
Page 30
... KAD5514P Outline Dimensions—48QFN Figure 51. 48QFN Dimensions Preliminary Page 30 ...
Page 31
... KAD5514P Ordering Guide The KAD5514P is compliant with EU directive 2002/95/EC regarding the Restriction of Hazardous Sub- stances (RoHS). Contact Kenet for a materials declaration for this product. Model KAD5514P-25Q72 KAD5514P-21Q72 KAD5514P-17Q72 KAD5514P-12Q72 KAD5514P-25Q48 KAD5514P-21Q48 KAD5514P-17Q48 KAD5514P-12Q48 Revision History 30-Jul-08: Rev 0a Preliminary Datasheet Update Information provided by Kenet, Inc. (Kenet) is believed to be accurate and reliable as of the publication date. ...