hi5703 Intersil Corporation, hi5703 Datasheet
hi5703
Available stocks
Related parts for hi5703
hi5703 Summary of contents
Page 1
... TM Data Sheet 10-Bit, 40 MSPS A/D Converter The HI5703 is a monolithic, 10-bit, analog-to-digital converter fabricated in Intersil’s BiCMOS process designed for high speed applications where wide bandwidth and low power consumption are essential. Its 40 MSPS speed is made possible by a fully differential pipeline architecture with an internal sample and hold ...
Page 2
... Typical Application Schematic 3.25V 2. CLOCK 4-2 HI5703 V + (7) REF V - (8) REF (LSB) (28 (27 (26) D2 AGND (12) D2 AGND (6) (25 DGND (24 DGND (2) (20 DGND (21) (19 DGND (4) (18 (17 (MSB) (16 AND 0.1 F CAPS (1) DV ...
Page 3
Functional Block Diagram S AGND CC 4-3 BIAS STAGE 1 2-BIT 2-BIT FLASH DAC STAGE 9 2-BIT 2-BIT FLASH DAC STAGE 10 1-BIT FLASH DGND ...
Page 4
... Analog I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . AGND to AV Operating Conditions Temperature Range, HI5703KCB . . . . . . . . . . . . . . . . . 0 CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. ...
Page 5
Electrical Specifications AV CC Cycle; C PARAMETER Spurious Free Dynamic Range, SFDR Intermodulation Distortion, IMD Differential Gain Error Differential Phase Error Transient Response Over-Voltage Recovery ANALOG INPUT Maximum Peak-to-Peak Differential Analog In- put Range ( IN+ IN- ...
Page 6
Electrical Specifications AV CC Cycle; C PARAMETER TIMING CHARACTERISTICS Aperture Delay Aperture Jitter Data Output Delay Data Output Hold Data Output Enable Time Data Output Enable Time, t DIS Clock ...
Page 7
... 10 LAT FIGURE 1. HI5703 INTERNAL CIRCUIT TIMING 1. 2.0V DATA 0.8V FIGURE 2. INPUT-TO-OUTPUT TIMING ...
Page 8
Typical Performance Curves 9 MSPS S o TEMPERATURE = 25 C 8.0 7.0 6 INPUT FREQUENCY (MHz) FIGURE 3. EFFECTIVE NUMBER OF BITS (ENOB) vs INPUT FREQUENCY 65 SNR 60 -THD ...
Page 9
Typical Performance Curves 9.0 8.5 8.0 7.5 7.0 6 10MHz IN 6.0 5.5 5.0 -40 - TEMPERATURE ( FIGURE 7. EFFECTIVE NUMBER OF BITS (ENOB) vs TEMPERATURE AND SAMPLE FREQUENCY 450 MSPS ...
Page 10
Typical Performance Curves 9.5 9.0 8.5 8 TEMPERATURE = 25 C 7.5 7 (MSPS) S FIGURE 11. EFFECTIVE NUMBER OF BITS (ENOB) vs SAMPLE FREQUENCY 0dB -10dB -20dB ...
Page 11
Typical Performance Curves 0dB -10dB -20dB -30dB -40dB -50dB -60dB -70dB -80dB -90dB -100dB 0 200 400 4-11 (Continued) 600 800 1000 1200 FREQUENCY BIN FIGURE 14. 4096 POINT FFT SPECTRAL PLOT f = 1MHz MSPS ...
Page 12
... D0 Data Bit 0 Output (LSB) Detailed Description Theory of Operation The HI5703 is a 10-bit fully differential sampling pipeline A/D converter with digital error correction. Figure 15 depicts the circuit for the front end differential-in-differential-out sample- and-hold (S/H). The switches are controlled by an internal clock which is a non-overlapping two phase signal , derived from the master clock ...
Page 13
... V + and V REF Analog Input, Differential Connection The analog input to the HI5703 is a differential input that can be configured in various ways depending on the signal source and the required level of performance. A fully differential connection (Figure 16 and Figure 17) will give the best performance for the converter ...
Page 14
... HI5703. Refer to the application notes AN9534, “Using the HI5703 Evaluation Board”, and AN9413, “Driving the Analog Input of the HI5702”. Application note AN9413 applies to the HI5703 as well as the HI5702 and describes several different ways of driving the analog differential inputs. ...
Page 15
... REF Dynamic Performance Definitions Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the HI5703. A low distortion sine wave is applied to the input coherently sampled, and the output is stored in RAM. The data is then transformed into the frequency domain with an FFT and analyzed to evaluate the dynamic performance of the A/D ...
Page 16
... This time is defined as the maximum number of clock cycles that are required to initialize the converter at power-up. The requirement arises from the need to initialize the dynamic circuits within the converter. A/D DSP/ P HI5702 HSP9501 HI5703 HSP48410 HSP48908 HSP48212 HSP43891 HSP43168 HSP43216 HSP48212: Digital Video Mixer ...
Page 17
... HFA3101: Gilbert Cell Transistor Array HFA3102: Dual Long-Tailed Pair Transistor Array HFA3600: Low Noise Amplifier/Mixer HI5702: 10-Bit, 40 MSPS, A/D Converter HI5703: 10-Bit, 40 MSPS, Low Power A/D Converter HSP43168: Dual FIR Filter, 10-Bit, 33MHz/45MHz HSP43216: Digital Half Band Filter HSP43220: Decimating Digital Filter HSP43891: Digital Filter, 30MHz, 9-Bit ...
Page 18
... For information regarding Intersil Corporation and its products, see web site www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 4-18 HI5703 M28.3 (JEDEC MS-013-AE ISSUE C) 28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE SYMBOL A ...