hi5703 Intersil Corporation, hi5703 Datasheet - Page 16

no-image

hi5703

Manufacturer Part Number
hi5703
Description
10-bit, 40 Msps A/d Converter
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
hi5703KCB
Manufacturer:
HARRIS
Quantity:
23
Part Number:
hi5703KCB
Manufacturer:
HAR
Quantity:
20 000
Company:
Part Number:
hi5703KCB
Quantity:
243
Full Power Input Bandwidth (FPBW)
Full power input bandwidth is the analog input frequency at
which the amplitude of the digitally reconstructed output has
decreased 3dB below the amplitude of the input sine wave.
The input sine wave has an amplitude which swings from
-FS to +FS. The bandwidth given is measured at the
specified sampling frequency.
Video Definitions
Differential Gain and Differential Phase are two commonly
found video specifications for characterizing the distortion of
a chrominance signal as it is offset through the input voltage
range of an ADC.
Differential Gain (DG)
Differential Gain is the peak difference in chrominance
amplitude (in percent) relative to the reference burst.
Differential Phase (DP)
Differential Phase is the peak difference in chrominance
phase (in degrees) relative to the reference burst.
Timing Definitions
Refer to Figure 1 and Figure 2 for these definitions.
Aperture Delay (t
Aperture delay is the time delay between the external
sample command (the falling edge of the clock) and the time
HFA1100:
HFA1105:
HFA1106:
HFA1135:
HFA1145:
HFA1245:
HI5702:
HI5703:
HSP9501:
HSP48410: Histogrammer/Accumulating Buffer, 10-Bit Pixel
HSP48908: 2-D Convolver, 3 x 3 Kernal Convolution, 8-Bit
In addition, CMOS Logic Families in HC/HCT, AC/ACT, FCT and CD4000 are available.
850MHz Video Op Amp
300MHz Video Op Amp
250MHz Video Op Amp with Bandwidth Limit Control
350MHz Video Op Amp with Output Limiting
300MHz Video Op Amp with Output Disable
Dual 350MHz Video Op Amp with Output Disable
10-Bit, 40 MSPS, A/D Converter
10-Bit, 40 MSPS, Low Power A/D Converter
Programmable Data Buffer
Resolution
HFA1100
HFA1105
HFA1106
HFA1135
HFA1145
HFA1245
AP
AMP
)
4-16
HI5702
HI5703
FIGURE 20. 10-BIT VIDEO IMAGING COMPONENTS
A/D
HSP9501
HSP48410
HSP48908
HSP48212
HSP43891
HSP43168
HSP43216
DSP/ P
HSP48212: Digital Video Mixer
HSP43891: Digital Filter, 30MHz, 9-Bit
HSP43168: Dual FIR Filter, 10-Bit, 33MHz/45MHz
HSP43216: Digital Half Band Filter
HI5780:
HI1171:
CA3338:
HA5020:
HA2842:
HFA1115:
HFA1212:
HFA1412:
at which the signal is actually sampled. This delay is due to
internal clock path propagation delays.
Aperture Jitter (t
Aperture jitter is the RMS variation in the aperture delay due
to variation of internal clock path delays.
Data Hold Time (t
Data hold time is the time to where the previous data (N - 1)
is no longer valid.
Data Output Delay Time (t
Data output delay time is the time to where the new data (N)
is valid.
Data Latency (t
After the analog sample is taken, the digital data is output on
the bus at the 7th cycle of the clock. This is due to the pipeline
nature of the converter where the data has to ripple through
the stages. This delay is specified as the data latency. After
the data latency time, the data representing each succeeding
sample is output at the following clock pulse. The digital data
lags the analog input sample by 7 cycles.
Power-Up initialization
This time is defined as the maximum number of clock cycles
that are required to initialize the converter at power-up. The
requirement arises from the need to initialize the dynamic
circuits within the converter.
HI5780
HI1171
CA3338
D/A
10-Bit, 80 MSPS, Video D/A Converter
8-Bit, 40 MSPS, Video D/A Converter
8-Bit, 50 MSPS, Video D/A Converter
100MHz Video Op Amp
High Output Current, Video Op Amp
225MHz Programmable Gain Video Buffer with
Output Limiting
350MHz, Dual Programmable Gain Video Buffer
350MHz, Quad Programmable Gain Video Buffer
LAT
AJ
H
)
)
)
HA5020
HA2842
HFA1115
HFA1212
HFA1412
AMP
OD
)

Related parts for hi5703