pca9632 NXP Semiconductors, pca9632 Datasheet - Page 11

no-image

pca9632

Manufacturer Part Number
pca9632
Description
Pca9632 4-bit Fm I?c-bus Low Power Led Driver
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca9632DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1
Manufacturer:
NXP
Quantity:
42 000
Part Number:
pca9632DP1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632DP1118
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
pca9632DP2
Manufacturer:
NXP
Quantity:
51 000
Part Number:
pca9632DP2
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632TK
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca9632TK
0
Company:
Part Number:
pca9632TK
Quantity:
6 000
Part Number:
pca9632TK2
Manufacturer:
NXP
Quantity:
30 000
Part Number:
pca9632TK2118
Manufacturer:
NXP Semiconductors
Quantity:
135
NXP Semiconductors
PCA9632_1
Objective data sheet
7.3.5 Group frequency, GRPFREQ
7.3.6 LED driver output state, LEDOUT
7.3.7 I
E.g., If GDC[7:0] = 1111 1111, then duty cycle = 255 / 256 = 99.6 %.
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT register).
Table 9.
Legend: * default value.
GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2
register) is equal to 1. Value in this register is a ‘Don’t care’ when DMBLNK = 0.
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT register).
Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz)
to FFh (10.73 seconds).
Table 10.
Legend: * default value.
LDRx = 00 — LED driver x is off (default power-up state).
LDRx = 01 — LED driver x is fully on (individual brightness and group dimming/blinking
not controlled).
LDRx = 10 — LED driver x individual brightness can be controlled through its PWMx
register.
LDRx = 11 — LED driver x individual brightness and group dimming/blinking can be
controlled through its PWMx register and the GRPPWM registers.
Table 11.
Legend: * default value.
global blinking period
Address
07h
Address
08h
Address
09h
0Ah
0Bh
2
C-bus subaddress 1 to 3, SUBADRx
Register
SUBADR1
SUBADR2
SUBADR3
GRPFREQ - Group Frequency register (address 07h) bit description
Register
GRPFREQ
LEDOUT - LED driver output state register (address 08h) bit description
Register
LEDOUT
SUBADR1 to SUBADR3 - I
0Bh) bit description
Rev. 01 — 28 September 2007
Bit
7:0
Bit
7:6
5:4
3:2
1:0
Bit
7:1
0
7:1
0
7:1
0
=
GFRQ 7:0
--------------------------------------- - in
Symbol
GFRQ[7:0]
Symbol
LDR3
LDR2
LDR1
LDR0
Symbol
A1[7:1]
A1[0]
A2[7:1]
A2[0]
A3[7:1]
A3[0]
24
2
C-bus subaddress registers 0 to 3 (address 09h to
+
1
Access Value
R/W
Access Value
R/W
R/W
R/W
R/W
Access Value
R/W
R only
R/W
R only
R/W
R only
sec
4-bit Fm+ I
onds
0000 0000* GRPFREQ register
00*
00*
00*
00*
1110 001*
0*
1110 010*
0*
1110 100*
0*
2
C-bus low power LED driver
Description
Description
LED3 output state control
LED2 output state control
LED1 output state control
LED0 output state control
Description
I
reserved
I
reserved
I
reserved
2
2
2
C-bus subaddress 1
C-bus subaddress 2
C-bus subaddress 3
PCA9632
© NXP B.V. 2007. All rights reserved.
11 of 32
(7)

Related parts for pca9632