adv7322 Analog Devices, Inc., adv7322 Datasheet - Page 43

no-image

adv7322

Manufacturer Part Number
adv7322
Description
Multiformat 11-bit Hdtv Video Encoder
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
300
Part Number:
adv7322KSTZ
Manufacturer:
ADI
Quantity:
364
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
adv7322KSTZ
Manufacturer:
AD/PBF
Quantity:
704
Part Number:
adv7322KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Preliminary Technical Data
HD ASYNC TIMING MODE
[Subaddress 0x10, Bits 3 and 2]
For any input data that does not conform to the standards
selectable in input mode, Subaddress 0x10, asynchronous
timing mode can be used to interface to the ADV7322. Timing
control signals for HSYNC , VSYNC , and BLANK must be
programmed by the user. Macrovision and programmable
oversampling rates are not available in async timing mode.
Table 26. Async Timing Mode Truth Table
P_HSYNC
1 —> 0
0
0 —> 1
1
1
1
When async timing mode is enabled, P_BLANK , Pin 25, becomes an active high input. P_BLANK is set to active low at Address 0x10, Bit 6.
SET ADDRESS 0x14,
SET ADDRESS 0x14
P_VSYNC
0
0 —> 1
0 or 1
0 or 1
0 or 1
ANALOG OUTPUT
P_BLANK
P_HSYNC
P_VSYNC
P_HSYNC
P_BLANK
P_VSYNC
BIT 3 = 1
BIT 3 = 1
CLK
CLK
P_BLANK
0 or 1
0 or 1
0
0 —> 1
1 —> 0
Figure 57. Async Timing Mode—Programming Input Control Signals for SMPTE 295M Compatibility
Figure 58. Async Timing Mode—Programming Input Control Signals for Bilevel Sync Signal
81
1
a
Reference
50% point of falling edge of trilevel horizontal sync signal
25% point of rising edge of trilevel horizontal sync signal
50% point of falling edge of trilevel horizontal sync signal
50% start of active video
50% end of active video
a
HORIZONTAL SYNC
66
HORIZONTAL SYNC
b
b
66
c
c
Rev. PrA | Page 43 of 88
243
In async mode, the PLL must be turned off [Subaddress 0x00,
Bit 1 = 1]. Register 0x10 should be programmed to 0x01.
Figure 57 and Figure 58 show examples of how to program the
ADV7322 to accept a high definition standard other than
SMPTE 293M, SMPTE 274M, SMPTE 296M, or ITU-R
BT.1358.
Table 26 must be followed when programming the control signals
in async timing mode. For standards that do not require a trisync
level, P_BLANK must be tied low at all times.
d
d
ACTIVE VIDEO
1920
ACTIVE VIDEO
Reference in Figure 57 and Figure 58
e
a
b
c
d
e
PROGRAMMABLE
INPUT TIMING
ANALOG
OUTPUT
e
0
1
ADV7322

Related parts for adv7322