ksz8893mqlam Micrel Semiconductor, ksz8893mqlam Datasheet - Page 89

no-image

ksz8893mqlam

Manufacturer Part Number
ksz8893mqlam
Description
Integrated 3-port 10/100 Managed Switch With Phys
Manufacturer
Micrel Semiconductor
Datasheet
Register 111 (0x6F): TOS Priority Control Register 15
Registers 112 to 117
Registers 112 to 117 contain the switch engine’s MAC address. This 48-bit address is used as the Source
Address for the MAC’s full duplex flow control (PAUSE) frame.
Register 112 (0x70): MAC Address Register 0
Register 113 (0x71): MAC Address Register 1
Register 114 (0x72): MAC Address Register 2
Register 115 (0x73): MAC Address Register 3
Register 116 (0x74): MAC Address Register 4
Register 117 (0x75): MAC Address Register 5
Bit
7-6
5-4
3-2
1-0
Bit
7-0
Bit
7-0
Bit
7-0
Bit
7-0
Bit
7-0
Bit
7-0
December 2007
Name
DSCP[127:126]
DSCP[125:124]
DSCP[123:122]
DSCP[121:120]
Name
MACA[47:40]
Name
MACA[39:32]
Name
MACA[31:24]
Name
MACA[23:16]
Name
MACA[15:8]
Name
MACA[7:0]
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Description
Description
Description
Description
Description
Description
The value in this field is used as the frame’s
priority when bits [7:2] of the frame’s IP
TOS/DiffServ/Traffic Class value is 0xFC.
The value in this field is used as the frame’s
priority when bits [7:2] of the frame’s IP
TOS/DiffServ/Traffic Class value is 0xF8.
The value in this field is used as the frame’s
priority when bits [7:2] of the frame’s IP
TOS/DiffServ/Traffic Class value is 0xF4.
The value in this field is used as the frame’s
priority when bits [7:2] of the frame’s IP
TOS/DiffServ/Traffic Class value is 0xF0.
89
Default
0x00
Default
0x10
Default
0xA1
Default
0xFF
Default
0xFF
Default
0xFF
Default
00
00
00
00
M9999-121007-1.5

Related parts for ksz8893mqlam