mc68hc908mr32 Freescale Semiconductor, Inc, mc68hc908mr32 Datasheet - Page 151

no-image

mc68hc908mr32

Manufacturer Part Number
mc68hc908mr32
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908mr32CB
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc908mr32CB
Manufacturer:
MOT
Quantity:
59
Part Number:
mc68hc908mr32CFU
Manufacturer:
FREESCALE
Quantity:
3
Part Number:
mc68hc908mr32CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
FMODE4 —Fault Mode Selection for Fault Pin 4 Bit (automatic versus manual mode)
FINT3 — Fault 3 Interrupt Enable Bit
FMODE3 —Fault Mode Selection for Fault Pin 3 Bit (automatic versus manual mode)
FINT2 — Fault 2 Interrupt Enable Bit
FMODE2 —Fault Mode Selection for Fault Pin 2 Bit
(automatic versus manual mode)
FINT1 — Fault 1 Interrupt Enable Bit
FMODE1 —Fault Mode Selection for Fault Pin 1 Bit (automatic versus manual mode)
Freescale Semiconductor
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see
This read/write bit allows the CPU interrupt caused by faults on fault pin 3 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see
This read/write bit allows the CPU interrupt caused by faults on fault pin 2 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see
This read/write bit allows the CPU interrupt caused by faults on fault pin 1 to be enabled. The fault
protection circuitry is independent of this bit and will always be active. If a fault is detected, the PWM
pins will still be disabled according to the disable mapping register.
This read/write bit allows the user to select between automatic and manual mode faults. For further
descriptions of each mode, see
1 = Automatic mode
0 = Manual mode
1 = Fault pin 3 will cause CPU interrupts.
0 = Fault pin 3 will not cause CPU interrupts.
1 = Automatic mode
0 = Manual mode
1 = Fault pin 2 will cause CPU interrupts.
0 = Fault pin 2 will not cause CPU interrupts.
1 = Automatic mode
0 = Manual mode
1 = Fault pin 1 will cause CPU interrupts.
0 = Fault pin 1 will not cause CPU interrupts.
1 = Automatic mode
0 = Manual mode
MC68HC908MR32 • MC68HC908MR16 Data Sheet, Rev. 6.1
12.6 Fault
12.6 Fault
12.6 Fault
12.6 Fault
Protection.
Protection.
Protection.
Protection.
Control Logic Block
151

Related parts for mc68hc908mr32