mc68331cpv20b1 Freescale Semiconductor, Inc, mc68331cpv20b1 Datasheet - Page 111

• Manufacturer Part Number: mc68331cpv20b1
• Description: Mc68331 32 Bit Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

MC68331
USER’S MANUAL
ANDI to CCR
ANDI to SR
Instruction
DIVS/DIVU
CMPM
ADDQ
BCHG
BGND
CMPA
ABCD
ADDA
ADDX
CMP2
BCLR
CHK2
BKPT
BSET
BTST
CMPI
ADDI
ANDI
DBcc
CMP
ADD
AND
CHK
ASR
BRA
BSR
CLR
ASL
Bcc
1
#<data>, <ea>
#<data>, <ea>
#<data>, <ea>
#<data>, CCR
#<data>, <ea>
#<data>, <ea>
#<data>, <ea>
#<data>, <ea>
#<data>, <ea>
(An) +, (An) +
#<data>, SR
#<data>, Dn
#<data>, Dn
(An), – (An)
(An), – (An)
Dn, <label>
Dn, <ea>
<ea>, Dn
<ea>, An
<ea>, Dn
Dn, <ea>
Dn, <ea>
Dn, <ea>
Dn, <ea>
Dn, <ea>
<ea>, Dn
<ea>, Rn
<ea>, Dn
<ea>, An
<ea>, Rn
<ea>, Dn
Dn, Dn–
Dn, Dn–
#<data>
Syntax
<label>
<label>
<label>
Dn, Dn
Dn, Dn
<ea>
<ea>
<ea>
none
Freescale Semiconductor, Inc.
For More Information On This Product,
Table 5-1 Instruction Set Summary
32/16
Operand Size
CENTRAL PROCESSING UNIT
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
8, 16, 32
Go to: www.freescale.com
16, 32
16, 32
16, 32
8, 32
8, 32
8, 32
8, 32
none
none
8, 32
8, 32
8, 32
8, 32
16
16
16
16
8
8
8
16: 16
background mode, else format/vector offset
Lower bound Rn Upper bound, CCR shows result
PC
If breakpoint cycle acknowledged, then execute
If Rn < lower bound or Rn > upper bound, then
Immediate data + Destination
Immediate data + Destination
Source
returned operation word, else trap as illegal
If Dn < 0 or Dn < (ea), then CHK exception
(Destination – Source), CCR shows results
(Destination – Source), CCR shows results
(Destination – Source), CCR shows results
SP – 4
Source + Destination + X
(Destination – Data), CCR shows results
If background mode enabled, then enter
If condition false, then Dn – 1
(<bit number> of destination
Source + Destination
Source + Destination
If condition true, then PC + d
Source · Destination
Destination / Source
Data · Destination
(<bit number> of destination
(<bit number> of destination
– (SSP); SR
(<bit number> of destination
if Dn
10
+ Destination
Source · CCR
0
1
SP; PC
(signed or unsigned)
Source · SR
(– 1), then PC + d
0
bit of destination
CHK exception
PC + d
bit of destination
bit of destination
instruction.
Operation
Destination
– (SSP); (vector)
10
(SP); PC + d
+ X
PC
Destination
Destination
CCR
SR
Destination
Destination
Destination
Destination
Destination
Destination
Destination
PC
Z
PC
Z;
Z;
PC;
Z
PC
– (SSP);
PC
5-11
5