mpc8378e Freescale Semiconductor, Inc, mpc8378e Datasheet - Page 26
mpc8378e
Manufacturer Part Number
mpc8378e
Description
Powerquicc Ii Pro Processor Hardware Specifications
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8378E.pdf
(128 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mpc8378eCVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eCVRALG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eCVRANGA
Manufacturer:
MAXIM
Quantity:
47
Company:
Part Number:
mpc8378eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mpc8378eVRAJF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mpc8378eVRAJF
Manufacturer:
FREESCAL
Quantity:
285
Ethernet: Enhanced Three-Speed Ethernet (eTSEC)
26
Output differential voltage
Output offset voltage
Output impedance
(single-ended)
Mismatch in a pair
Change in V
“1”
Change in V
“1”
Output current on short to GND
Note:
1
2
3
4
5
Supply voltage
(L1_SDAV
DC input voltage range
This will not align to DC-coupled SGMII. XV
|V
The |V
SRDS n CR0[TXEQA] for lane A, and SRDS n CR0[DDPE] and SRDS n CR0[TXEQE] for lane E.
V
The |V
variation (V
OS
OD
• DPPA or DPPE bit is set to zero (selecting the full V
• TXEQA or TXDQE is set based on the equalization setting shown in table.
is also referred to as output common mode voltage.
| = |V
OD
OD
DD
Parameter
| value shown in the table assumes the following transmit equalization setting in SRDS n CR0[DDPA] and
| value shown in the Typ column is based on the condition of XV
OD
OS
Parameter
SD_TXn
_0, L1_XCOREV
OS
between “0” and
between “0” and
= 500 mV), SerDes1 transmitter is terminated with 100-Ω differential load between SD_TX n and SD_TX n .
- V
Table 26. SGMII DC Transmitter Electrical Characteristics (continued)
SD_TXn
MPC8378E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
2, 3, 5
|. |V
DD
Table 27. SGMII DC Receiver Electrical Characteristics
)
OD
| is also referred as output differential peak voltage. V
Symbol
I
Δ
SA
Δ
|V
Δ
V
R
|V
XV
V
OD
OS
, I
R
O
OD
Symbol
OS
O
SB
DD_SRDS
|
|
—
DD_SRDS-Typ
Min
323
296
269
243
215
189
162
425
40
—
—
—
—
= 1.0 V.
0.95
Min
DD-DIFF-p-p
amplitude – power up default);
Typical
Typ
500
459
417
376
333
292
250
500
—
—
—
—
—
N/A
1.0
DD_SRDS-Typ
= 1.0 V, no common mode offset
Max
1.05
TX-DIFFp-p
Max
725
665
604
545
483
424
362
575
60
10
25
25
40
= 2 × |V
Freescale Semiconductor
Unit
—
V
Unit
mV
mV
mV
mV
mA
%
Ω
OD
|
.
setting: 1.09×
setting: 1.33×
setting: 1.71×
Equalization
setting: 1.0×
Equalization
Equalization
setting: 1.2×
Equalization
Equalization
setting: 1.5×
Equalization
Equalization
setting: 2.0×
Notes
Notes
1, 4
—
—
—
—
—
—
1