mpc8379e Freescale Semiconductor, Inc, mpc8379e Datasheet - Page 71

• Manufacturer Part Number: mpc8379e
• Description: Powerquicc Ii Pro Processor Hardware Specifications
• Manufacturer: Freescale Semiconductor, Inc

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic)
transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing
that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD
or TD) is 500 mV
the differential signaling environment is fully symmetrical, the transmitter output’s differential swing
(V
between 500 mV and –500 mV, in other words, V
phase. The peak differential voltage (V
is 1000 mV
20.2
The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by
the corresponding SerDes lanes. The SerDes reference clocks inputs are SD1_REF_CLK and
SD1_REF_CLK for both lanes of SerDes1, and SD2_REF_CLK and SD2_REF_CLK for both lanes of
SerDes2.
The following sections describe the SerDes reference clock requirements and some application
information.
20.2.1
Figure 49
Freescale Semiconductor
OD
•
) has the same amplitude as each signal’s single-ended swing. The differential output signal ranges
A Volts
B Volts
SerDes Reference Clock Receiver Reference Circuit Structure
— The SDn_REF_CLK and SDn_REF_CLK are internally AC-coupled differential inputs as
— The external reference clock driver must be able to drive this termination.
SerDes Reference Clocks
shows a receiver reference diagram of the SerDes reference clocks.
shown in
50 Ω termination to SGND_SRDSn (xcorevss) followed by on-chip AC-coupling.
p-p
SerDes Reference Clock Receiver Characteristics
.
p-p
Figure 48. Differential Voltage Definitions for Transmitter or Receiver
MPC8379E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
, which is referred as the single-ended swing for each signal. In this example, since
Figure
SD n _TX or
SD n _RX
SD n _TX or
SD n _RX
49. Each differential clock input (SDn_REF_CLK or SDn_REF_CLK) has a
Differential Peak-Peak Voltage, VDIFFpp = 2 × VDIFFp (not shown)
DIFFp
Differential Swing, VID or VOD = A – B
Differential Peak Voltage, VDIFFp = |A – B|
) is 500 mV. The peak-to-peak differential voltage (V
OD
is 500 mV in one phase and –500 mV in the other
High-Speed Serial Interfaces (HSSI)
V
cm
= (A + B)/2
DIFFp-p
71
)